Re: PCI service interrupt handlers & access to PCI config space

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



On Sunday 11 April 2021 20:25:55 Keith Busch wrote:
> On Sat, Apr 10, 2021 at 06:26:22PM +0200, Lukas Wunner wrote:
> > 
> > 1.5 sec is definitely too long.  This sounds like a quirk of this
> > specific hardware.  Try to find out if the hardware can be configured
> > differently to respond quicker.
> 
> While 1.5 sec is long, pcie spec's device control 2 register has an option to
> be even longer: up to 64 seconds for a config access timeout! I'm not sure of
> the reasoning to allow something that high, but I think the operating system
> would be not be too happy with that.

So what can we do in this case? On single core CPU it means that raw
spin lock would completely block any operation on CPU for 64 seconds.

Do you know what is the timeout for other registers?



[Index of Archives]     [DMA Engine]     [Linux Coverity]     [Linux USB]     [Video for Linux]     [Linux Audio Users]     [Yosemite News]     [Linux Kernel]     [Linux SCSI]     [Greybus]

  Powered by Linux