Hi, On Fri, Feb 24, 2012 at 03:36:15PM +0530, Keshava Munegowda wrote: > From: Keshava Munegowda <Keshava_mgowda@xxxxxx> > > It is observed that the echi ports of 3430 sdp board > are not working due to the random timing of programming > the associated GPIOs of the ULPI PHYs of the EHCI for reset. > If the PHYs are reset at during usbhs core driver, host ports will > not work because EHCI driver is loaded after the resetting PHYs. > The PHYs should be in reset state while initializing the EHCI > controller. > The code which does the GPIO pins associated with the PHYs > are programmed to reset is moved from the USB host core driver > to EHCI driver. > > Signed-off-by: Keshava Munegowda <keshava_mgowda@xxxxxx> > Reviewed-by: Partha Basak <parthab@xxxxxxxxxxxx> won't this cause issues with EHCI/OHCI interactions ? I mean, what if you connect a FS/LS device and port is handed over to OHCI, does OHCI have any needs to reset the PHY or something similar ? -- balbi
Attachment:
signature.asc
Description: Digital signature