Re: Read Prefetch, Post Write on IDE chipsets

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



Matt Sealey wrote:

Does anyone have any decent information on the purpose, performance potential or perhaps quirks of the "read prefetch" and "post write" buffer features on
some IDE chipsets?

   Oh, I've forgotten to reply about posting. :-)
There's a (little) wrtie post buffer in the IDE contoroller where it puts the data from the PCI and GNTs the PCI transfer. The data later get output to the IDE bus when the IDE timings are met, so the slow IDE transfers (which usually need to wait for active/recovery time) doesn't hog the PCI too.

MBR, Sergei
-
To unsubscribe from this list: send the line "unsubscribe linux-ide" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at  http://vger.kernel.org/majordomo-info.html

[Index of Archives]     [Linux Filesystems]     [Linux SCSI]     [Linux RAID]     [Git]     [Kernel Newbies]     [Linux Newbie]     [Security]     [Netfilter]     [Bugtraq]     [Yosemite News]     [MIPS Linux]     [ARM Linux]     [Linux Security]     [Samba]     [Device Mapper]

  Powered by Linux