RE: [PATCH] i2c: cadence: Change large transfer count reset logic to be unconditional

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



[AMD Official Use Only - General]

Hi ,
Thanks for the patch 
> -----Original Message-----
> From: Robert Hancock <robert.hancock@xxxxxxxxxx>
> Sent: Wednesday, June 15, 2022 4:59 AM
> To: linux-i2c@xxxxxxxxxxxxxxx
> Cc: Raviteja Narayanam <rna@xxxxxxxxxxxxxxx>; Michal Simek
> <michals@xxxxxxxxxx>; Anurag Kumar Vulisha <anuragku@xxxxxxxxxx>;
> wsa@xxxxxxxxxx; Shubhrajyoti Datta <shubhraj@xxxxxxxxxx>; Robert
> Hancock <robert.hancock@xxxxxxxxxx>
> Subject: [PATCH] i2c: cadence: Change large transfer count reset logic to be
> unconditional
> 
> Problems were observed on the Xilinx ZynqMP platform with large I2C reads.
> When a read of 277 bytes was performed, the controller NAKed the transfer
> after only 252 bytes were transferred and returned an ENXIO error on the
> transfer.
> 
Can you help me reproduce the issue what is the command that you used to get the failure.




[Index of Archives]     [Linux GPIO]     [Linux SPI]     [Linux Hardward Monitoring]     [LM Sensors]     [Linux USB Devel]     [Linux Media]     [Video for Linux]     [Linux Audio Users]     [Yosemite News]     [Linux Kernel]     [Linux SCSI]

  Powered by Linux