The Synopsys I2C Controller has a bus clock that some SoCs require to access the registers. This series also details the new clock property in the bindings documentation. v3: - busclk renamed to pclk. - Added comment with dw_i2c_dev struct definition describing pclk. - Added enable rollback of first clock if second fails to enable. - Changed clocks and clock-names sections to use term "peripheral clock" (pclk) instead of "bus clock" (busclk) in dt-bindings documentation. v2: - Use new devm_clk_get_optional() function as it simplifies handling when the optional clock is not present. Phil Edworthy (2): dt: snps,designware-i2c: Add clock bindings documentation i2c: designware: Add support for a bus clock .../devicetree/bindings/i2c/i2c-designware.txt | 9 +++++++++ drivers/i2c/busses/i2c-designware-common.c | 18 ++++++++++++++++-- drivers/i2c/busses/i2c-designware-core.h | 2 ++ drivers/i2c/busses/i2c-designware-platdrv.c | 5 +++++ 4 files changed, 32 insertions(+), 2 deletions(-) -- 2.7.4
