Re: [PATCH] gpiolib: acpi: Add a ignore wakeup quirk for Clevo NH5xAx

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



On Mon, Feb 13, 2023 at 07:59:53PM +0200, Andy Shevchenko wrote:
> On Mon, Feb 13, 2023 at 07:57:55PM +0200, Andy Shevchenko wrote:
> > On Mon, Feb 13, 2023 at 07:50:02PM +0200, Andy Shevchenko wrote:
> > > On Mon, Feb 13, 2023 at 10:20:41AM -0700, Raul Rangel wrote:
> > > > On Mon, Feb 13, 2023 at 7:47 AM Werner Sembach <wse@xxxxxxxxxxxxxxxxxxx> wrote:
> > > > > Am 13.02.23 um 15:37 schrieb Andy Shevchenko:

...

> > > > > Schematics for the NH5xAx can also be found on this unofficial clevo mirror
> > > > > (service manuals, scroll to end for schematics):
> > > > >
> > > > > http://repo.palkeo.com/clevo-mirror/NH5xACx_AFx_ADx/NH50AC.zip
> > > > >
> > > > > http://repo.palkeo.com/clevo-mirror/NH5xACx_AFx_ADx/NH50AF1.zip
> > > > >
> > > > > User: repo
> > > > >
> > > > > PW: repo
> > > > >
> > > > > >> The schematics were shared by the reporter for the original issue which is
> > > > > >> how we reached the conclusion there was a mistake.
> > > > > >>
> > > > > >> As they're both Clevo designs it's certainly possible they have the same
> > > > > >> mistake in two systems.
> > > > 
> > > > > > Thank you!
> > > > > > I have looked at the schematics and read discussion.
> > > > > >
> > > > > > So, the conclusion that this is a BIOS bug is incorrect in my opinion.
> > > > > > The problem is either in the PMIC/EC firmware that shouldn't shut down 3.3VS
> > > > > > signal for a while or on the PCB level, so that pull up should be connected
> > > > > > to another power source that stays on.
> > > > > >
> > > > > > This means the description on the initial patch with the same issue is
> > > > > > incorrect.
> > > > > >
> > > > > > Do we know the power sequence on the suspend to see which and how on the
> > > > > > time line the power sources are off/on?
> > > > 
> > > > If you look at the load switch for 3.3VS, its EN2 pin is connected to
> > > > SUSB#_EN which is connected to SUSB# which is connected to
> > > > AND(SUSB#_PCH -> SLP_S3_L, PM_SLP_S0 -> S0A3_GPIO). So there is no
> > > > PMIC/EC firmware that is incharge of this. I guess I'm not quite sure
> > > > how they have S0A3_GPIO configured, so maybe I have an invert wrong.
> > > > 
> > > > The EC does control DD_ON which controls the 3.3V and 5V rails.
> > > 
> > > On page 6 of the schematics I see the U7 that forms SUSB# from SUSB#_APU
> > > (which corresponds to what you said) _and_ EC_EN, which is GPIO from IT5570,
> > > which is EC.
> > > 
> > > Are you using different schematics? I'm using the one from FDO bug report.
> > 
> > Just checked this one:
> > http://repo.palkeo.com/clevo-mirror/NH5xACx_AFx_ADx/NH50AC.zip
> > 
> > Also uses EC (SUSB_EC#).

Sorry, this has to be read as SUSBC_EC#.

> So this all makes me thing that either EC firmware is buggy or we have ACPI EC
> code in the kernel to fix.

-- 
With Best Regards,
Andy Shevchenko





[Index of Archives]     [Linux SPI]     [Linux Kernel]     [Linux ARM (vger)]     [Linux ARM MSM]     [Linux Omap]     [Linux Arm]     [Linux Tegra]     [Fedora ARM]     [Linux for Samsung SOC]     [eCos]     [Linux Fastboot]     [Gcc Help]     [Git]     [DCCP]     [IETF Announce]     [Security]     [Linux MIPS]     [Yosemite Campsites]

  Powered by Linux