Re: [PATCH v1 04/30] dt-bindings: sifive-l2-cache: Support StarFive JH71x0 SoCs

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



On 29/09/2022 16:33, Conor Dooley wrote:
On Thu, Sep 29, 2022 at 10:31:59PM +0800, Hal Feng wrote:
From: Emil Renner Berthing <kernel@xxxxxxxx>

This cache controller is also used on the StarFive JH7100 and JH7110
SoCs.

Ditto this patch, hopefully [0] will have landed as 6.1 material
before you get around to an actual v2.

Thanks,
Conor

0 - https://lore.kernel.org/linux-riscv/20220913061817.22564-1-zong.li@xxxxxxxxxx/

Also, the l2 cache is being proprely named the ccache (composable cache)
as it is not necessarily an L2 cache.

--
Ben






[Index of Archives]     [Linux SPI]     [Linux Kernel]     [Linux ARM (vger)]     [Linux ARM MSM]     [Linux Omap]     [Linux Arm]     [Linux Tegra]     [Fedora ARM]     [Linux for Samsung SOC]     [eCos]     [Linux Fastboot]     [Gcc Help]     [Git]     [DCCP]     [IETF Announce]     [Security]     [Linux MIPS]     [Yosemite Campsites]

  Powered by Linux