This series includes a number of fixes and enhancements for the Cherryview pinctrl/gpio driver, developed during integration on the UP Board (based on the Intel X5-Z8350 "Cherry Trail" Atom SoC). Of particular note is a workaround for a documented silicon bug which causes data corruption of concurrent accesses to the GPIO controller registers on this SoC. Other patches include clean-up of checkpatch warnings, implementation of additional pin config functions and options, and a fix for a loss of pin config register state that can occur when switching in and out of GPIO pin mode. Dan O'Donovan (5): pinctrl: cherryview: convert bare unsigned to unsigned int pinctrl: cherryview: add option to set open-drain pin config pinctrl: cherryview: add handlers for pin_config_group_get/set pinctrl: cherryview: prevent concurrent access to GPIO controllers pinctrl: cherryview: restore padctrl1 reg when gpio is disabled drivers/pinctrl/intel/pinctrl-cherryview.c | 296 +++++++++++++++++++---------- 1 file changed, 196 insertions(+), 100 deletions(-) -- 2.1.4 -- To unsubscribe from this list: send the line "unsubscribe linux-gpio" in the body of a message to majordomo@xxxxxxxxxxxxxxx More majordomo info at http://vger.kernel.org/majordomo-info.html