On 12/06/2023 13:42, Srinivas Goud wrote: > ECC feature added to Tx and Rx FIFO’s for Xilinx CAN Controller. > Part of this feature configuration and counter registers > added in IP for 1bit/2bit ECC errors. > Please find more details in PG096 v5.1 document. > > xlnx,has-ecc is optional property and added to Xilinx CAN > Controller node if ECC block enabled in the HW. Please use scripts/get_maintainers.pl to get a list of necessary people and lists to CC. It might happen, that command when run on an older kernel, gives you outdated entries. Therefore please be sure you base your patches on recent Linux kernel. You missed at least DT list (maybe more), so this won't be tested by our tools. Performing review on untested code might be a waste of time, thus I will skip this patch entirely till you follow the process allowing the patch to be tested. Please kindly resend and include all necessary To/Cc entries. Best regards, Krzysztof
