Update the relavent DT bindings for PCIe, add new config to the phy
driver add pcie and phy nodes to the .dtsi file and enable then in
board .dts file for the qcs615-ride platform.
Signed-off-by: Krishna chaitanya chundru <quic_krichai@xxxxxxxxxxx>
Signed-off-by: Ziyue Zhang <quic_ziyuzhan@xxxxxxxxxxx>
---
Have folling changes:
- Add compatible and phy compatible for qcs615 platform.
- Add support for GEN3 x1 PCIe PHY found on Qualcomm QCS615 platform.
- Add a new Document the QCS615 PCIe Controller
- Add the compatible for QCS615 PCIe controller.
- Add configurations in devicetree for PCIe0, including registers, clocks, interrupts and phy setting sequence.
Krishna chaitanya chundru (5):
dt-bindings: phy: qcom,sc8280xp-qmp-pcie-phy: Document the QCS615 QMP
PCIe PHY Gen3 x1
phy: qcom: qmp: Add phy register and clk setting for QCS615 PCIe
dt-bindings: PCI: qcom: Document the QCS615 PCIe Controller
PCI: qcom: Add QCS615 PCIe support
arm64: dts: qcom: qcs615: enable pcie for qcs615
.../bindings/pci/qcom,pcie-qcs615.yaml | 161 ++++++++++++++++++
.../phy/qcom,sc8280xp-qmp-pcie-phy.yaml | 2 +
arch/arm64/boot/dts/qcom/qcs615-ride.dts | 42 +++++
arch/arm64/boot/dts/qcom/qcs615.dtsi | 158 +++++++++++++++++
drivers/pci/controller/dwc/pcie-qcom.c | 1 +
drivers/phy/qualcomm/phy-qcom-qmp-pcie.c | 105 ++++++++++++
drivers/phy/qualcomm/phy-qcom-qmp-pcs-v2.h | 1 +
7 files changed, 470 insertions(+)
create mode 100644 Documentation/devicetree/bindings/pci/qcom,pcie-qcs615.yaml
base-commit: 075857dab69e8d673eeaa4aa7f5228796a4c010d
--
2.34.1
