Add AIM300 AIoT support along with usb, ufs, regulators, serial, PCIe, and PMIC functions. AIM300 Series is a highly optimized family of modules designed to support AIoT applications. It integrates QCS8550 SoC, UFS and PMIC chip etc. Here is a diagram of AIM300 AIoT Carrie Board and SoM +--------------------------------------------------+ | AIM300 AIOT Carrie Board | | | | +-----------------+ | |power----->| Fixed regulator |---------+ | | +-----------------+ | | | | | | v VPH_PWR | | +----------------------------------------------+ | | | AIM300 SOM | | | | | |VPH_PWR | | | | v | | | | +-------+ +--------+ +------+ | | | | | UFS | | QCS8550| |PMIC | | | | | +-------+ +--------+ +------+ | | | | | | | +----------------------------------------------+ | | | | +----+ +------+ | | |USB | | UART | | | +----+ +------+ | +--------------------------------------------------+ The following functions have been verified: - uart - usb - ufs - PCIe - PMIC - display - adsp - cdsp - tlmm Documentation for qcs8550[1] and sm8550[2] [1] https://docs.qualcomm.com/bundle/publicresource/87-61717-1_REV_A_Qualcomm_QCS8550_QCM8550_Processors_Product_Brief.pdf [2] https://www.qualcomm.com/content/dam/qcomm-martech/dm-assets/documents/Snapdragon-8-Gen-2-Product-Brief.pdf Signed-off-by: Tengfei Fan <quic_tengfan@xxxxxxxxxxx> --- v4 -> v5: - "2023-2024" instead of "2023~2024" for License - update patch commit message to previous comments and with an updated board diagram - use qcs8550.dtsi instead of qcm8550.dtsi - remove the reserved memory regions which will be handled by bootloader - remove pm8550_flash, pm8550_pwm nodes, Type-C USB/DP function node, remoteproc_mpss function node, audio sound DTS node, new patch will be updated after respective team's end to end full verification - address comments to vph_pwr, move vph_pwr node and related references to qcs8550-aim300-aiot.dts - use "regulator-vph-pwr" instead of "vph_pwr_regulator" - add pcie0I AND pcie1 support together - the following patches were applied, so remove these patches from new patch series: - https://lore.kernel.org/linux-arm-msm/20240119100621.11788-3-quic_tengfan@xxxxxxxxxxx - https://lore.kernel.org/linux-arm-msm/20240119100621.11788-4-quic_tengfan@xxxxxxxxxxx - verified with dtb check, and result is expected, because those warnings are not introduced by current patch series. DTC_CHK arch/arm64/boot/dts/qcom/qcs8550-aim300-aiot.dtb arch/arm64/boot/dts/qcom/sm8550.dtsi:3015.27-3070.6: Warning (avoid_unnecessary_addr_size): /soc@0/display-subsystem@ae00000/dsi@ae96000: unnecessary #address-cells/#size-cells without "ranges" or child "reg" property arch/arm64/boot/dts/qcom/qcs8550-aim300-aiot.dtb: opp-table: opp-75000000:opp-hz:0: [75000000, 0, 0, 75000000, 0, 0, 0, 0] is too long from schema $id: http://devicetree.org/schemas/opp/opp-v2.yaml# arch/arm64/boot/dts/qcom/qcs8550-aim300-aiot.dtb: opp-table: opp-150000000:opp-hz:0: [150000000, 0, 0, 150000000, 0, 0, 0, 0] is too long from schema $id: http://devicetree.org/schemas/opp/opp-v2.yaml# arch/arm64/boot/dts/qcom/qcs8550-aim300-aiot.dtb: opp-table: opp-300000000:opp-hz:0: [300000000, 0, 0, 300000000, 0, 0, 0, 0] is too long from schema $id: http://devicetree.org/schemas/opp/opp-v2.yaml# arch/arm64/boot/dts/qcom/qcs8550-aim300-aiot.dtb: opp-table: Unevaluated properties are not allowed ('opp-150000000', 'opp-300000000', 'opp-75000000' were unexpected) from schema $id: http://devicetree.org/schemas/opp/opp-v2.yaml# v3 -> v4: - use qcm8550.dtsi instead of qcs8550.dtsi, qcs8550 is a QCS version of qcm8550, another board with qcm8550 will be added later - add AIM300 AIoT board string in qcom.yaml file - add sm8550 and qcm8550 fallback compatible - add qcm8550 SoC id - add reserved memory map codes in qcm8550.dtsi - pm8010 and pmr73d are splited into carrier board DTS file. Because the regulators which in pm8550, pm8550ve and pm8550vs are present on the SoM. The regulators which in pm8010 and pmr73d are present on the carrier board. - stay VPH_PWR at qcs8550-aim300.dtsi file VPH_PWR is obtained by vonverting 12v voltage into 3.7 voltage with a 3.7v buck. VPH_PWR is power supply for regulators in AIM300 SOM. VPH_PWR regulator is defined in AIM300 SOM dtsi file. v2 -> v3: - introduce qcs8550.dtsi - separate fix dtc W=1 warning patch to another patch series v1 -> v2: - merge the splited dts patches into one patch - update dts file name from qcom8550-aim300.dts to qcs8550-aim300 dts - drop PCIe1 dts node due to it is not enabled - update display node name for drop sde characters previous discussion here: [1] v4: https://lore.kernel.org/linux-arm-msm/20240119100621.11788-1-quic_tengfan@xxxxxxxxxxx [2] v3: https://lore.kernel.org/linux-arm-msm/20231219005007.11644-1-quic_tengfan@xxxxxxxxxxx [3] v2: https://lore.kernel.org/linux-arm-msm/20231207092801.7506-1-quic_tengfan@xxxxxxxxxxx [4] v1: https://lore.kernel.org/linux-arm-msm/20231117101817.4401-1-quic_tengfan@xxxxxxxxxxx Tengfei Fan (4): dt-bindings: arm: qcom: Document QCS8550 SoC and the AIM300 AIoT board arm64: dts: qcom: qcs8550: introduce qcs8550 dtsi arm64: dts: qcom: add base AIM300 dtsi arm64: dts: qcom: aim300: add AIM300 AIoT .../devicetree/bindings/arm/qcom.yaml | 8 + arch/arm64/boot/dts/qcom/Makefile | 1 + .../boot/dts/qcom/qcs8550-aim300-aiot.dts | 384 ++++++++++++++++++ arch/arm64/boot/dts/qcom/qcs8550-aim300.dtsi | 345 ++++++++++++++++ arch/arm64/boot/dts/qcom/qcs8550.dtsi | 169 ++++++++ 5 files changed, 907 insertions(+) create mode 100644 arch/arm64/boot/dts/qcom/qcs8550-aim300-aiot.dts create mode 100644 arch/arm64/boot/dts/qcom/qcs8550-aim300.dtsi create mode 100644 arch/arm64/boot/dts/qcom/qcs8550.dtsi base-commit: 1870cdc0e8dee32e3c221704a2977898ba4c10e8 -- 2.17.1
