On Mon, Jul 20, 2009 at 08:00:41PM +1000, Benjamin Herrenschmidt wrote: > On Mon, 2009-07-20 at 10:10 +0200, Nick Piggin wrote: > > > > Maybe I don't understand your description correctly. The TLB contains > > PMDs, but you say the HW still logically performs another translation > > step using entries in the PMD pages? If I understand that correctly, > > then generic mm does not actually care and would logically fit better > > if those entries were "linux ptes". > > They are :-) > > > The pte invalidation routines > > give the virtual address, which you could use to invalidate the TLB. > > For PTEs, yes, but not for those PMD entries. IE. I need the virtual > address when destroying PMDs so that I can invalidate those "indirect" > pages. PTEs are already taken care of by existing mechanisms. Hmm, so even after having invalidated all the pte translations then you still need to invalidate the empty indirect page? (or maybe you don't even invalidate the ptes if they're not cached in a TLB). I believe x86 is also allowed to cache higher level page tables in non-cache coherent storage, and I think it just avoids this issue by flushing the entire TLB when potentially tearing down upper levels. So in theory I think your patch could allow x86 to use invlpg more often as well (in practice the flush-all case and TLB refills are so fast in comparison with invlpg that it probably doesn't gain much especially when talking about invalidating upper levels). So making the generic VM more flexible like that is no problem for me. -- To unsubscribe from this list: send the line "unsubscribe linux-arch" in the body of a message to majordomo@xxxxxxxxxxxxxxx More majordomo info at http://vger.kernel.org/majordomo-info.html
