Re: [PATCH 1/8] KVM: arm/arm64: vgic: Add LPI translation cache definition

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



On 6/6/19, 11:55 AM, "Marc Zyngier" <marc.zyngier@xxxxxxx> wrote:

    Add the basic data structure that expresses an MSI to LPI
    translation as well as the allocation/release hooks.
    
    THe size of the cache is arbitrarily defined as 4*nr_vcpus.

A cache size of 8/vCPU should result in cache hits in most cases and 16/vCPU will pretty much always result in a cache hit.

Ali


_______________________________________________
kvmarm mailing list
kvmarm@xxxxxxxxxxxxxxxxxxxxx
https://lists.cs.columbia.edu/mailman/listinfo/kvmarm




[Index of Archives]     [Linux KVM]     [Spice Development]     [Libvirt]     [Libvirt Users]     [Linux USB Devel]     [Linux Audio Users]     [Yosemite News]     [Linux Kernel]     [Linux SCSI]

  Powered by Linux