✗ Fi.CI.CHECKPATCH: warning for drm/i915/ddi: Fix/simplify port enabling/disabling

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



== Series Details ==

Series: drm/i915/ddi: Fix/simplify port enabling/disabling
URL   : https://patchwork.freedesktop.org/series/144122/
State : warning

== Summary ==

Error: dim checkpatch failed
393239b4a930 drm/i915/dsi: Use TRANS_DDI_FUNC_CTL's own port width macro
72f7abf7639f drm/i915/ddi: Fix HDMI port width programming in DDI_BUF_CTL
-:33: CHECK:MACRO_ARG_REUSE: Macro argument reuse 'width' - possible side-effects?
#33: FILE: drivers/gpu/drm/i915/i915_reg.h:3638:
+#define  DDI_PORT_WIDTH(width)			(((width) == 3 ? 4 : ((width) - 1)) << 1)

total: 0 errors, 0 warnings, 1 checks, 16 lines checked
27f2c81f2436 drm/i915/ddi: Make all the PORT_WIDTH macros work the same way
-:23: CHECK:MACRO_ARG_REUSE: Macro argument reuse 'width' - possible side-effects?
#23: FILE: drivers/gpu/drm/i915/display/intel_cx0_phy_regs.h:113:
+#define   XELPDP_PORT_WIDTH(width)			REG_FIELD_PREP(XELPDP_PORT_WIDTH_MASK, \
+								       (width) == 3 ? 4 : (width) - 1)

-:24: WARNING:LONG_LINE: line length of 102 exceeds 100 columns
#24: FILE: drivers/gpu/drm/i915/display/intel_cx0_phy_regs.h:114:
+								       (width) == 3 ? 4 : (width) - 1)

total: 0 errors, 1 warnings, 1 checks, 51 lines checked
b6d9e741cbe8 drm/i915/ddi: Set missing TC DP PHY lane stagger delay in DDI_BUF_CTL
a8b8fc2964ef drm/i915/ddi: Simplify the port enabling via DDI_BUF_CTL
8dd698c540da drm/i915/ddi: Simplify the port disabling via DDI_BUF_CTL
a9f33a241a47 drm/i915/ddi: Simplify waiting for a port to idle via DDI_BUF_CTL
4ca0ab7e962c drm/i915/ddi: Move platform checks within mtl_ddi_enable/disable_d2d_link()
737bb169b41a drm/i915/ddi: Unify the platform specific functions disabling a port
4f1371dddcf0 drm/i915/ddi: Add a helper to enable a port
f30d2821af3d drm/i915/ddi: Sanitize DDI_BUF_CTL register definitions
-:47: CHECK:MACRO_ARG_REUSE: Macro argument reuse 'width' - possible side-effects?
#47: FILE: drivers/gpu/drm/i915/i915_reg.h:3643:
+#define  DDI_PORT_WIDTH(width)			REG_FIELD_PREP(DDI_PORT_WIDTH_MASK, \
+							       (width) == 3 ? 4 : (width) - 1)

total: 0 errors, 0 warnings, 1 checks, 39 lines checked
f509c0c72cc7 drm/i915/ddi: Configure/enable a port in DDI_BUF_CTL via read-modify-write
4ea9be828a73 drm/i915/ddi: Factor out a helper to get DDI_BUF_CTL's config value
8854946e6719 drm/i915/ddi: Reuse helper to compute the HDMI DDI_BUF_CTL config
d3a7a50b37a2 drm/i915/ddi: Reuse helper to compute the HDMI PORT_BUF_CTL1 config
230d99a3657a drm/i915/ddi: Move platform/encoder checks within adlp_tbt_to_dp_alt_switch_wa()
4ff7b0efe88b drm/i915/ddi: Unify the platform specific functions enabling a port





[Index of Archives]     [AMD Graphics]     [Linux USB Devel]     [Linux Audio Users]     [Yosemite News]     [Linux Kernel]     [Linux SCSI]

  Powered by Linux