✗ Fi.CI.BAT: failure for drm/i915/mtl: Add C10 and C20 phy support (rev5)

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



Title: Project List - Patchwork
Patch Details
Series:drm/i915/mtl: Add C10 and C20 phy support (rev5)
URL:https://patchwork.freedesktop.org/series/109714/
State:failure
Details:https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_109714v5/index.html

CI Bug Log - changes from CI_DRM_12772 -> Patchwork_109714v5

Summary

FAILURE

Serious unknown changes coming with Patchwork_109714v5 absolutely need to be
verified manually.

If you think the reported changes have nothing to do with the changes
introduced in Patchwork_109714v5, please notify your bug team to allow them
to document this new failure mode, which will reduce false positives in CI.

External URL: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_109714v5/index.html

Participating hosts (38 -> 39)

Additional (2): bat-atsm-1 fi-pnv-d510
Missing (1): fi-snb-2520m

Possible new issues

Here are the unknown changes that may have been introduced in Patchwork_109714v5:

IGT changes

Possible regressions

Known issues

Here are the changes found in Patchwork_109714v5 that come from known issues:

IGT changes

Issues hit

Build changes

CI-20190529: 20190529
CI_DRM_12772: 3314558074e70436f4a70b30064cf526d52297cc @ git://anongit.freedesktop.org/gfx-ci/linux
IGT_7170: e6d15f2d2f299ce70206a40609bebf661f7fdc65 @ https://gitlab.freedesktop.org/drm/igt-gpu-tools.git
Patchwork_109714v5: 3314558074e70436f4a70b30064cf526d52297cc @ git://anongit.freedesktop.org/gfx-ci/linux

Linux commits

ebeaa1176a10 drm/i915/mtl: Pin assignment for TypeC
d645c5272da0 drm/i915/mtl: TypeC HPD live status query
05cf34218df5 drm/i915/mtl: Power up TCSS
2b99d2ee01f9 drm/i915/mtl: Define mask for DDI AUX interrupts
9d7ecf304585 drm/i915/mtl: MTL PICA hotplug detection
244364820212 drm/i915/mtl: Enable TC ports
cf863e26f7bf drm/i915/mtl: Readout Thunderbolt HW state
7ab027e621fb drm/i915/mtl: Enabling/disabling sequence Thunderbolt pll
f81beb4e6371 drm/i915/mtl: For DP2.0 10G and 20G rates use MPLLA
347bb5fa790e drm/i915/mtl: Add voltage swing sequence for C20
4332be862020 drm/i915/mtl: C20 HDMI state calculations
ec5219433add drm/i915/mtl: C20 port clock calculation
48c3b8ccfe00 drm/i915/mtl: Dump C20 pll hw state
c7edaa513e60 drm/i915/mtl: C20 HW readout
734ea438cc30 drm/i915/mtl: C20 PLL programming
4a9abc672c13 drm/i915/mtl: Add support for PM DEMAND
13b27e31a38b drm/i915/mtl: Add vswing programming for C10 phys
dd3f3fde5af6 drm/i915/mtl: Add C10 phy programming for HDMI
75867b941f40 drm/i915/mtl: Add Support for C10 PHY message bus and pll programming
714912c6d117 drm/i915/mtl: Create separate reg file for PICA registers
1ed9e0fdf606 drm/i915/mtl: Add DP rates
23e563ee2c90 drm/i915/mtl: Initial DDI port setup


[Index of Archives]     [AMD Graphics]     [Linux USB Devel]     [Linux Audio Users]     [Yosemite News]     [Linux Kernel]     [Linux SCSI]

  Powered by Linux