✓ Fi.CI.BAT: success for drm/i915/dp: dp 2.0 enabling prep work (rev2)

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



Title: Project List - Patchwork
Patch Details
Series:drm/i915/dp: dp 2.0 enabling prep work (rev2)
URL:https://patchwork.freedesktop.org/series/93800/
State:success
Details:https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20875/index.html

CI Bug Log - changes from CI_DRM_10508 -> Patchwork_20875

Summary

SUCCESS

No regressions found.

External URL: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20875/index.html

Known issues

Here are the changes found in Patchwork_20875 that come from known issues:

IGT changes

Issues hit

Possible fixes

Warnings

Participating hosts (39 -> 34)

Additional (1): fi-tgl-1115g4
Missing (6): fi-ilk-m540 bat-adls-5 fi-hsw-4200u fi-bsw-cyan fi-bdw-samus bat-jsl-1

Build changes

CI-20190529: 20190529
CI_DRM_10508: 00400e0b1213556376e556de6561f117909dcab9 @ git://anongit.freedesktop.org/gfx-ci/linux
IGT_6183: c75ffa39b2f8b3b991deba834a3828e102c909e5 @ https://gitlab.freedesktop.org/drm/igt-gpu-tools.git
Patchwork_20875: 87410f9fe8309d0f6cf6de46e12f5083b7512271 @ git://anongit.freedesktop.org/gfx-ci/linux

== Linux commits ==

87410f9fe830 drm/i915/dg2: update link training for 128b/132b
5fda70736e96 drm/i915/dg2: configure TRANS_DP2_VFREQ{HIGH, LOW} for 128b/132b
67152b2848ba drm/i915/dg2: use 128b/132b transcoder DDI mode
4406550f6936 drm/i915/dp: add HAS_DP20 macro
32f8f2e8c94f drm/i915/dg2: configure TRANS_DP2_CTL for DP 2.0
bbded83b9092 drm/i915/dp: select 128b/132b channel encoding for UHBR rates
38655af915e1 drm/i915/dp: use 128b/132b TPS2 for UHBR+ link rates
e5482f012b51 drm/i915/dp: add helper for checking for UHBR link rate
d8ac1ff0bbbe drm/i915/dp: add max data rate calculation for UHBR rates
c7f5afac00ac drm/i915/dg2: add DG2 UHBR source rates
aed810a8337a drm/i915/dg2: add TRANS_DP2_VFREQHIGH and TRANS_DP2_VFREQLOW
7d6c5525e2aa drm/i915/dg2: add DG2+ TRANS_DDI_FUNC_CTL DP 2.0 128b/132b mode
9daeb845ce59 drm/i915/dg2: add TRANS_DP2_CTL register definition
34e2c14f2850 drm/i915/dp: read sink UHBR rates
042b65b439ac drm/i915/dp: use actual link rate values in struct link_config_limits
98f3670ed782 drm/dp: add helper for extracting adjust 128b/132b TX FFE preset
a23d8a2c3bff drm/dp: add LTTPR DP 2.0 DPCD addresses
9397aee48cfd drm/dp: use more of the extended receiver cap
8759d8bfe020 drm/dp: add DP 2.0 UHBR link rate and bw code conversions


[Index of Archives]     [AMD Graphics]     [Linux USB Devel]     [Linux Audio Users]     [Yosemite News]     [Linux Kernel]     [Linux SCSI]

  Powered by Linux