| Series: | Begin enabling Xe_HP SDV and DG2 platforms (rev5) |
| URL: | https://patchwork.freedesktop.org/series/92135/ |
| State: | success |
| Details: | https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20594/index.html |
CI Bug Log - changes from CI_DRM_10344 -> Patchwork_20594
Summary
SUCCESS
No regressions found.
External URL: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20594/index.html
Known issues
Here are the changes found in Patchwork_20594 that come from known issues:
IGT changes
{name}: This element is suppressed. This means it is ignored when computing
the status of the difference (SUCCESS, WARNING, or FAILURE).
Participating hosts (39 -> 35)
Missing (4): fi-ilk-m540 fi-hsw-4200u fi-bdw-samus fi-bsw-n3050
Build changes
- Linux: CI_DRM_10344 -> Patchwork_20594
CI-20190529: 20190529
CI_DRM_10344: ea6974acd4fe82ca98cc1390b21af67d63c22471 @ git://anongit.freedesktop.org/gfx-ci/linux
IGT_6138: 92bf2c7865037e18946d4c3d705587c8e8c3d1b8 @ https://gitlab.freedesktop.org/drm/igt-gpu-tools.git
Patchwork_20594: f6a30552f5db556b888f087a8c82d96fed6345ad @ git://anongit.freedesktop.org/gfx-ci/linux
== Linux commits ==
f6a30552f5db drm/i915/dg2: Configure PCON in DP pre-enable path
e55707db0df5 drm/i915/dg2: Update to bigjoiner path
d63a6e0c0ca0 drm/i915/dg2: Add DG2 to the PSR2 defeature list
e35083bdfa80 drm/i915/dg2: Update lane disable power state during PSR
182f9e301051 drm/i915/dg2: Wait for SNPS PHY calibration during display init
9982d7730067 drm/i915/dg2: Classify DG2 PHY types
b46c8d88fd33 drm/i915/dg2: Update modeset sequences
fd3f99d8c087 drm/i915/dg2: Add vswing programming for SNPS phys
89d6432d3673 drm/i915/dg2: Add MPLLB programming for HDMI
689792bb94d6 drm/i915/dg2: Add MPLLB programming for SNPS PHY
118fc85a94ad drm/i915/dg2: DG2 has fixed memory bandwidth
60aa12c033cf drm/i915/dg2: Don't read DRAM info
cc08e720e5ae drm/i915/dg2: Don't program BW_BUDDY registers
3a7526efaf70 drm/i915/dg2: Add dbuf programming
f3d519fa8374 drm/i915/dg2: Setup display outputs
8119ad7f31ee drm/i915/dg2: Don't wait for AUX power well enable ACKs
76524872d616 drm/i915/dg2: Skip shared DPLL handling
dfa122ad3f15 drm/i915/dg2: Add cdclk table and reference clock
dd67eb915449 drm/i915/dg2: Add fake PCH
1ae2606f06f9 drm/i915/dg2: Define MOCS table for DG2
c4f3a58eb9b9 drm/i915/dg2: Report INSTDONE_GEOM values in error state
c6bfb5cac52e drm/i915/dg2: Maintain backward-compatible nested batch behavior
56c13089d010 drm/i915/dg2: Add new LRI reg offsets
ed945621c3f2 drm/i915/dg2: Add SQIDI steering
1232841b09bc drm/i915/dg2: Update LNCF steering ranges
462ae54b609e drm/i915/dg2: Add forcewake table
8527f182dc41 drm/i915/dg2: DG2 uses the same sseu limits as XeHP SDV
8d231c0c99c3 drm/i915/dg2: add DG2 platform info
edd8638b9ce9 drm/i915/xehpsdv: Read correct RP_STATE_CAP register
638ddf4e9d14 drm/i915/xehpsdv: factor out function to read RP_STATE_CAP
5cd632524fbb drm/i915/xehpsdv: Define MOCS table for XeHP SDV
70410e269067 drm/i915/xehpsdv: Define steering tables
9beeacbb8d15 drm/i915/xehpsdv: Add compute DSS type
381532783086 drm/i915/xehpsdv: Add maximum sseu limits
b359a5197220 drm/i915/xehp: Changes to ss/eu definitions
559ec30fa734 drm/i915/xehpsdv: add initial XeHP SDV definitions
f983b1241a0f drm/i915/xehp: Loop over all gslices for INSTDONE processing
733505aa0488 drm/i915/xehp: handle new steering options
e6c034ba7a58 drm/i915/xehp: New engine context offsets
f5a167391d70 drm/i915/xehp: Handle new device context ID format
12a2020fa1fc drm/i915/xehp: Define multicast register ranges
04721d135106 drm/i915/xehp: Xe_HP forcewake support
99c452861f03 drm/i915/xehp: Extra media engines - Part 3 (reset)
6f3c6efb8015 drm/i915/xehp: Extra media engines - Part 2 (interrupts)
75088f6dd8c2 drm/i915/xehp: Extra media engines - Part 1 (engine definitions)
25d8fcda069c drm/i915/selftests: Allow for larger engine counts
00fe5bfd2f5b drm/i915/gen12: Use fuse info to enable SFC
371d21e168c4 drm/i915/xehp: VDBOX/VEBOX fusing registers are enable-based
8bb98dab1d23 drm/i915: Fork DG1 interrupt handler
7a5fbcb1f150 drm/i915: Add XE_HP initial definitions
_______________________________________________ Intel-gfx mailing list Intel-gfx@xxxxxxxxxxxxxxxxxxxxx https://lists.freedesktop.org/mailman/listinfo/intel-gfx
