✓ Fi.CI.BAT: success for ADL-P: more reviewed patches

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



Title: Project List - Patchwork
Patch Details
Series:ADL-P: more reviewed patches
URL:https://patchwork.freedesktop.org/series/90305/
State:success
Details:https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20151/index.html

CI Bug Log - changes from CI_DRM_10100 -> Patchwork_20151

Summary

SUCCESS

No regressions found.

External URL: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_20151/index.html

Known issues

Here are the changes found in Patchwork_20151 that come from known issues:

IGT changes

Issues hit

Possible fixes

Warnings

{name}: This element is suppressed. This means it is ignored when computing
the status of the difference (SUCCESS, WARNING, or FAILURE).

Participating hosts (43 -> 38)

Missing (5): fi-ilk-m540 fi-hsw-4200u fi-bsw-cyan fi-ctg-p8600 fi-bdw-samus

Build changes

CI-20190529: 20190529
CI_DRM_10100: cde0422496c99357e2fe968c091bf88ae0e96cd3 @ git://anongit.freedesktop.org/gfx-ci/linux
IGT_6087: a1772be7dede83a4f65e5986fd7083a9c8f89083 @ git://anongit.freedesktop.org/xorg/app/intel-gpu-tools
Patchwork_20151: 7c81ddee30623b1766878a245e061bb1ee597e53 @ git://anongit.freedesktop.org/gfx-ci/linux

== Linux commits ==

7c81ddee3062 drm/i915/adl_p: Update memory bandwidth parameters
98e0e0a9fbe9 drm/i915/adlp: Add PIPE_MISC2 programming
c23f7e3c4d9d drm/i915/adl_p: Program DP/HDMI link rate to DDI_BUF_CTL
cbd6b11c9335 drm/i915/adl_p: Add PLL Support
43accd9c0cbd drm/i915/adl_p: Define and use ADL-P specific DP translation tables
5298406b00ba drm/i915/display: Add PSR interrupt error check function
f49882fb1151 drm/i915/display: Replace dc3co_enabled with dc3co_exitline on intel_psr struct
7b42bcdfc6e2 drm/i915/adl_p: Tx escape clock with DSI
f44d5b32fffc drm/i915/adl_p: MBUS programming
803762341a7f drm/i915: Introduce MBUS relative dbuf offsets
9457bdb14040 drm/i915/adl_p: Add ddb allocation support
37650f010f1a drm/i915/adl_p: Don't config MBUS and DBUF during display initialization
22aacfaef99f drm/i915/adl_p: Implement TC sequences
78d955cdad9a drm/i915/adl_p: Setup ports/phys
562ee7cedb86 drm/i915/adl_p: Add dedicated SAGV watermarks
7961852577ed drm/i915/xelpd: Add rc_qp_table for rcparams calculation
a03b363a26c6 drm/i915/xelpd: Calculate VDSC RC parameters

_______________________________________________
Intel-gfx mailing list
Intel-gfx@xxxxxxxxxxxxxxxxxxxxx
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

[Index of Archives]     [AMD Graphics]     [Linux USB Devel]     [Linux Audio Users]     [Yosemite News]     [Linux Kernel]     [Linux SCSI]

  Powered by Linux