| Series: | series starting with [01/62] drm/i915/gt: Replace direct submit with direct call to tasklet |
| URL: | https://patchwork.freedesktop.org/series/85184/ |
| State: | success |
| Details: | https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_19200/index.html |
CI Bug Log - changes from CI_DRM_9515 -> Patchwork_19200
Summary
SUCCESS
No regressions found.
External URL: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_19200/index.html
New tests
New tests have been introduced between CI_DRM_9515 and Patchwork_19200:
New IGT tests (1)
- igt@i915_selftest@live@scheduler:
- Statuses : 35 pass(s)
- Exec time: [0.59, 9.37] s
Known issues
Here are the changes found in Patchwork_19200 that come from known issues:
IGT changes
Issues hit
-
igt@debugfs_test@read_all_entries:
- fi-apl-guc: PASS -> DMESG-WARN (i915#62)
-
igt@fbdev@write:
- fi-bdw-gvtdvm: NOTRUN -> SKIP (fdo#109271) +5 similar issues
-
igt@gem_exec_suspend@basic-s0:
-
fi-apl-guc: PASS -> DMESG-WARN (i915#180 / i915#62)
-
fi-bdw-gvtdvm: NOTRUN -> INCOMPLETE (i915#146)
-
-
igt@i915_selftest@live@gt_heartbeat:
- fi-tgl-y: PASS -> DMESG-FAIL (i915#2601)
-
igt@vgem_basic@setversion:
- fi-tgl-y: PASS -> DMESG-WARN (i915#402) +1 similar issue
Possible fixes
- igt@prime_vgem@basic-write:
- fi-tgl-y: DMESG-WARN (i915#402) -> PASS +1 similar issue
Participating hosts (42 -> 38)
Additional (1): fi-bdw-gvtdvm
Missing (5): fi-ilk-m540 fi-hsw-4200u fi-bsw-cyan fi-ctg-p8600 fi-bdw-samus
Build changes
- Linux: CI_DRM_9515 -> Patchwork_19200
CI-20190529: 20190529
CI_DRM_9515: fc7c8ab3de81a7382017db8cdb35baae97c150f0 @ git://anongit.freedesktop.org/gfx-ci/linux
IGT_5918: 137c8f1edd9cc769e8a62808c6dcd36b233e2d05 @ git://anongit.freedesktop.org/xorg/app/intel-gpu-tools
Patchwork_19200: 0167812eaa7f3765223f9950cf1bae4bd3c1a346 @ git://anongit.freedesktop.org/gfx-ci/linux
== Linux commits ==
0167812eaa7f drm/i915: Mark up protected uses of 'i915_request_completed'
58747522a4fc drm/i915/gt: Enable ring scheduling for gen6/7
b9f7ad160192 drm/i915/gt: Implement ring scheduler for gen6/7
dc748355fd5a drm/i915/gt: Enable busy-stats for ring-scheduler
01ac9a884ed0 drm/i915/gt: Infrastructure for ring scheduling
9899406a944a drm/i915/gt: Use client timeline address for seqno writes
fef880930860 drm/i915/gt: Support creation of 'internal' rings
0714dcad606d drm/i915/gt: Couple tasklet scheduling for all CS interrupts
d1d29911e5a0 Restore "drm/i915: drop engine_pin/unpin_breadcrumbs_irq"
1c8f8f226ec3 drm/i915/gt: Use ppHWSP for unshared non-semaphore related timelines
e63e15540e94 drm/i915/selftests: Exercise relative timeline modes
a80e287deb01 drm/i915/gt: Use indices for writing into relative timelines
497d8e60daa0 drm/i915/gt: Add timeline "mode"
0a1f9167779e drm/i915/gt: Track timeline GGTT offset separately from subpage offset
4f5204545c50 drm/i915/gt: Wrap intel_timeline.has_initial_breadcrumb
6a525ef3a97d drm/i915: Bump default timeslicing quantum to 5ms
9fce6e1cde33 drm/i915: Move saturated workload detection back to the context
0ecd53938439 drm/i915/gt: Support virtual engine queues
49e08f2d50fd drm/i915/gt: Skip over completed active execlists, again
9fcbcc9f2d17 drm/i915: Extend the priority boosting for the display with a deadline
5cef41e5cbf1 drm/i915/gt: Specify a deadline for the heartbeat
c1315fa192f5 drm/i915: Fair low-latency scheduling
a9fdc2e2c3bf drm/i915: Wrap cmpxchg64 with try_cmpxchg64() helper
0113a5e42835 drm/i915: Replace priolist rbtree with a skiplist
f728914b401f drm/i915: Move tasklet from execlists to sched
4f4afaec9d87 drm/i915: Move scheduler queue
56d3c8f1f0e2 drm/i915: Move common active lists from engine to i915_scheduler
db66ed30fd5d drm/i915: Fix the iterative dfs for defering requests
1edcba02be27 drm/i915: Extract the ability to defer and rerun a request later
26a78cab587f drm/i915: Extract request suspension from the execlists backend
f48c38d2c375 drm/i915: Extract request rewinding from execlists
5593476c2a97 drm/i915: Extract request submission from execlists
eabb4969d40f drm/i915: Improve DFS for priority inheritance
7b37857ec9d6 drm/i915/selftests: Exercise priority inheritance around an engine loop
5274e559d740 drm/i915/selftests: Measure set-priority duration
660e34df14a0 drm/i915: Restructure priority inheritance
d23c18eec355 drm/i915: Teach the i915_dependency to use a double-lock
b6680c4d807c drm/i915: Replace engine->schedule() with a known request operation
0fc466b30b40 drm/i915: Remove I915_USER_PRIORITY_SHIFT
43182c3b43b9 drm/i915: Strip out internal priorities
7f7cfa94210d drm/i915/gt: Remove timeslice suppression
915e2215b56c drm/i915/gt: Do not suspend bonded requests if one hangs
3e32d2a70598 drm/i915/gt: Refactor heartbeat request construction and submission
1ad786b3dafd drm/i915/gt: Convert stats.active to plain unsigned int
761f42694117 drm/i915/gt: Extract busy-stats for ring-scheduler
d4ab3dd23cec drm/i915/gt: Drop atomic for engine->fw_active tracking
f3eb0734aa17 drm/i915: Reduce test_and_set_bit to set_bit in i915_request_submit()
8f7854833c40 drm/i915/gem: Reduce ctx->engines_mutex for get_engines()
cad1adec9393 drm/i915/gem: Reduce ctx->engine_mutex for reading the clone source
9214c519cc1b drm/i915: Drop i915_request.lock requirement for intel_rps_boost()
b45af9eeb47e drm/i915: Drop i915_request.lock serialisation around await_start
9b6e9d3440df drm/i915/gt: Consolidate the CS timestamp clocks
ec26a9257ebb drm/i915/selftests: Confirm CS_TIMESTAMP / CTX_TIMESTAMP share a clock
f1bc3696961a drm/i915/gt: ce->inflight updates are now serialised
fd614fdd85e4 drm/i915/gt: Simplify virtual engine handling for execlists_hold()
535418e46847 drm/i915/gt: Resubmit the virtual engine on schedule-out
5fcc092512e9 drm/i915/gt: Shrink the critical section for irq signaling
4cf4ad3a878b drm/i915/gt: Remove virtual breadcrumb before transfer
e67f6b85391f drm/i915/gt: Defer schedule_out until after the next dequeue
2a533c166dca drm/i915/gt: Decouple inflight virtual engines
5e8040a840bc drm/i915/gt: Use virtual_engine during execlists_dequeue
11ff28d8f6d3 drm/i915/gt: Replace direct submit with direct call to tasklet
_______________________________________________ Intel-gfx mailing list Intel-gfx@xxxxxxxxxxxxxxxxxxxxx https://lists.freedesktop.org/mailman/listinfo/intel-gfx
