✓ Fi.CI.BAT: success for Introduce Alderlake-S (rev3)

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



Title: Project List - Patchwork
Patch Details
Series:Introduce Alderlake-S (rev3)
URL:https://patchwork.freedesktop.org/series/82917/
State:success
Details:https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_19067/index.html

CI Bug Log - changes from CI_DRM_9445 -> Patchwork_19067

Summary

SUCCESS

No regressions found.

External URL: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_19067/index.html

New tests

New tests have been introduced between CI_DRM_9445 and Patchwork_19067:

New CI tests (1)

Known issues

Here are the changes found in Patchwork_19067 that come from known issues:

IGT changes

Issues hit

Possible fixes

Participating hosts (43 -> 39)

Missing (4): fi-ilk-m540 fi-bsw-cyan fi-bdw-samus fi-hsw-4200u

Build changes

CI-20190529: 20190529
CI_DRM_9445: 2e3d245730b4ce190e96d9731a2a6f06bb0ec57a @ git://anongit.freedesktop.org/gfx-ci/linux
IGT_5881: 10d4e2e9177eb747b9f2ab9122e3ab60e91654fb @ git://anongit.freedesktop.org/xorg/app/intel-gpu-tools
Patchwork_19067: 4550beb694af36a8cea5bfd14dc1353644abd1ed @ git://anongit.freedesktop.org/gfx-ci/linux

== Linux commits ==

4550beb694af drm/i915/adl_s: Update memory bandwidth parameters
fceb5bcdc2e0 drm/i915/adl_s: Load DMC
75bb40138464 drm/i915/display: Add HAS_D12_PLANE_MINIMIZATION
e234d322b07f drm/i915/adl_s: Re-use TGL GuC/HuC firmware
3c42824c88e1 drm/i915/adl_s: Add power wells
7363cd5f8d3f drm/i915/adl_s: MCHBAR memory info registers are moved
ea3c5de02c7f drm/i915/adl_s: Add GT and CTX WAs for ADL-S
b2ac95cad0d1 drm/i915/adl_s: Add display WAs for ADL-S
cc24f634335a drm/i915/adl_s: Update PHY_MISC programming
b3310f98c834 drm/i915/adl_s: Update combo PHY master/slave relationships
fbd148aa96fd drm/i915/adl_s: Add vbt port and aux channel settings for adls
241ce3db14df drm/i915/adl_s: Add adl-s ddc pin mapping
8982e3cd419c drm/i915/adl_s: Initialize display for ADL-S
2591c7399649 drm/i915/adl_s: Configure Port clock registers for ADL-S
114e7efe0b1a drm/i915/adl_s: Configure DPLL for ADL-S
d1bd8b907825 drm/i915/adl_s: Add PHYs for Alderlake S
ca0a9e7d58c5 drm/i915/adl_s: Add Interrupt Support
130950398722 drm/i915/adl_s: Add PCH support
150a0b30604f x86/gpu: add ADL_S stolen memory support
75d8d0e1ed7d drm/i915/adl_s: Add ADL-S platform info and PCI ids
deb53d194dbb drm/i915/tgl: Add bound checks and simplify TGL REVID macros
d90e9bb9cd0e drm/i915/tgl: Fix REVID macros for TGL to fetch correct stepping

_______________________________________________
Intel-gfx mailing list
Intel-gfx@xxxxxxxxxxxxxxxxxxxxx
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

[Index of Archives]     [AMD Graphics]     [Linux USB Devel]     [Linux Audio Users]     [Yosemite News]     [Linux Kernel]     [Linux SCSI]

  Powered by Linux