Thanks Uma for the review and highlighting the issues in the patch-series.
I agree to most of the comments and will be addressing comments and
corrections in the next version shortly.
Please find my response inline.
On 10/19/2020 2:17 AM, Shankar, Uma wrote:
-----Original Message-----
From: Nautiyal, Ankit K <ankit.k.nautiyal@xxxxxxxxx>
Sent: Thursday, October 15, 2020 4:23 PM
To: intel-gfx@xxxxxxxxxxxxxxxxxxxxx
Cc: dri-devel@xxxxxxxxxxxxxxxxxxxxx; Shankar, Uma <uma.shankar@xxxxxxxxx>;
Kulkarni, Vandita <vandita.kulkarni@xxxxxxxxx>; ville.syrjala@xxxxxxxxxxxxxxx;
Sharma, Swati2 <swati2.sharma@xxxxxxxxx>
Subject: [RFC 01/13] drm/edid: Add additional HFVSDB fields for HDMI2.1
From: Swati Sharma <swati2.sharma@xxxxxxxxx>
The HDMI2.1 extends HFVSBD (HDMI Forum Vendor Specific Data block) to have
Typo in HFVSDB
Will fix in the next patch set.
fields related to newly defined methods of FRL (Fixed Rate Link) levels, number
of lanes supported, DSC Color bit depth, VRR min/max, FVA (Fast Vactive), ALLM
etc.
This patch adds the new HFVSDB fields that are required for HDMI2.1.
Signed-off-by: Sharma, Swati2 <swati2.sharma@xxxxxxxxx>
Signed-off-by: Ankit Nautiyal <ankit.k.nautiyal@xxxxxxxxx>
---
include/drm/drm_edid.h | 30 ++++++++++++++++++++++++++++++
1 file changed, 30 insertions(+)
diff --git a/include/drm/drm_edid.h b/include/drm/drm_edid.h index
b27a0e2169c8..1cc5c2c73282 100644
--- a/include/drm/drm_edid.h
+++ b/include/drm/drm_edid.h
@@ -229,6 +229,36 @@ struct detailed_timing {
DRM_EDID_YCBCR420_DC_36 | \
DRM_EDID_YCBCR420_DC_30)
+/* HDMI 2.1 additional fields */
+#define DRM_EDID_MAX_FRL_RATE_MASK0xf0
+#define DRM_EDID_FAPA_START_LOCATION(1 << 0)
+#define DRM_EDID_ALLM(1 << 1)
+#define DRM_EDID_FVA(1 << 2)
+
+/* Deep Color specific */
+#define DRM_EDID_DC_30BIT_420(1 << 0)
+#define DRM_EDID_DC_36BIT_420(1 << 1)
+#define DRM_EDID_DC_48BIT_420(1 << 2)
+
+/* VRR specific */
+#define DRM_EDID_CNMVRR(1 << 3)
+#define DRM_EDID_CINEMA_VRR(1 << 4)
+#define DRM_EDID_MDELTA(1 << 5)
+#define DRM_EDID_VRR_MAX_UPPER_MASK0xc0
+#define DRM_EDID_VRR_MAX_LOWER_MASK0xff
+#define DRM_EDID_VRR_MIN_MASK0x3f
+
+/* DSC specific */
+#define DRM_EDID_DSC_10BPC(1 << 0)
+#define DRM_EDID_DSC_12BPC(1 << 1)
+#define DRM_EDID_DSC_16BPC(1 << 2)
+#define DRM_EDID_DSC_ALL_BPP(1 << 3)
+#define DRM_EDID_DSC_NATIVE_420(1 << 6)
+#define DRM_EDID_DSC_1P2(1 << 7)
+#define DRM_EDID_DSC_MAX_FRL_RATE0xf
This should be set as mask and made it as 0xf0
Agreed, will take care in the next version.
Regards,
Ankit
+#define DRM_EDID_DSC_MAX_SLICES0xf
+#define DRM_EDID_DSC_TOTAL_CHUNK_KBYTES0x3f
+
/* ELD Header Block */
#define DRM_ELD_HEADER_BLOCK_SIZE4
--
2.17.1
_______________________________________________
Intel-gfx mailing list
Intel-gfx@xxxxxxxxxxxxxxxxxxxxx
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
