> -----Original Message-----
> From: Karas, Anna <anna.karas@xxxxxxxxx>
> Sent: Monday, September 23, 2019 6:15 PM
> To: intel-gfx@xxxxxxxxxxxxxxxxxxxxx
> Cc: Kulkarni, Vandita <vandita.kulkarni@xxxxxxxxx>
> Subject: [PATCH] drm/i915/tgl: Fix doc not corresponding to code
>
> Replace PPLs names used in documentation to that used in the code.
"PLL" instead of PPL, with this typo fixed,
Reviewed-by: Vandita Kulkarni <vandita.kulkarni@xxxxxxxxx>
-Vandita.
>
> Cc: Vandita Kulkarni <vandita.kulkarni@xxxxxxxxx>
> Fixes: commit d0570414f3d1 ("drm/i915/tgl: Add new pll ids")
> Signed-off-by: Anna Karas <anna.karas@xxxxxxxxx>
> ---
> drivers/gpu/drm/i915/display/intel_dpll_mgr.h | 4 ++--
> 1 file changed, 2 insertions(+), 2 deletions(-)
>
> diff --git a/drivers/gpu/drm/i915/display/intel_dpll_mgr.h
> b/drivers/gpu/drm/i915/display/intel_dpll_mgr.h
> index e7588799fce5..104cf6d42333 100644
> --- a/drivers/gpu/drm/i915/display/intel_dpll_mgr.h
> +++ b/drivers/gpu/drm/i915/display/intel_dpll_mgr.h
> @@ -147,11 +147,11 @@ enum intel_dpll_id {
> */
> DPLL_ID_ICL_MGPLL4 = 6,
> /**
> - * @DPLL_ID_TGL_TCPLL5: TGL TC PLL port 5 (TC5)
> + * @DPLL_ID_TGL_MGPLL5: TGL TC PLL port 5 (TC5)
> */
> DPLL_ID_TGL_MGPLL5 = 7,
> /**
> - * @DPLL_ID_TGL_TCPLL6: TGL TC PLL port 6 (TC6)
> + * @DPLL_ID_TGL_MGPLL6: TGL TC PLL port 6 (TC6)
> */
> DPLL_ID_TGL_MGPLL6 = 8,
> };
> --
> 2.19.0
_______________________________________________
Intel-gfx mailing list
Intel-gfx@xxxxxxxxxxxxxxxxxxxxx
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
