Hi, Here's gvt-next update for 4.17. Biggest update is for huge code refactor of shadow ppgtt from Changbin which is the most obscured part, and with KBL context save/restore improvement from Weinan, with other fixes. Thanks. -- The following changes since commit 1f267a572b573b0b155022750cba93001f4367a8: drm/i915: Update DRIVER_DATE to 20180305 (2018-03-05 11:56:15 +0200) are available in the Git repository at: https://github.com/intel/gvt-linux.git tags/gvt-next-2018-03-08 for you to fetch changes up to 991ecefbdd4b81719597d6c406df8d26ef5c1546: drm/i915/gvt: Return error at the failure of finding page_track (2018-03-06 14:49:38 +0800) ---------------------------------------------------------------- gvt-next-2018-03-08 - big refactor for shadow ppgtt (Changbin) - KBL context save/restore via LRI cmd (Weinan) - misc smatch fixes (Zhenyu) - Properly unmap dma for guest page (Changbin) - other misc fixes (Xiong, etc.) ---------------------------------------------------------------- Changbin Du (18): drm/i915/gvt: Rework shadow graphic memory management code drm/i915/gvt: Refine the intel_vgpu_mm reference management drm/i915/gvt: Refine ggtt and ppgtt root entry ops drm/i915/gvt: Refine ggtt_set_shadow_entry drm/i915/gvt: Add verbose gtt shadow logs drm/i915/gvt: Rename ggtt related functions to be more specific drm/i915/gvt: Factor out intel_vgpu_{get, put}_ppgtt_mm interface drm/i915/gvt: Use standard pte bit definition drm/i915/gvt: Refine pte shadowing process drm/i915/gvt: Rework shadow page management code drm/i915/gvt: Rename shadow_page to short name spt drm/i915/gvt: Rename mpt api {set, unset}_wp_page to {enable, disable}_page_track drm/i915/gvt: Don't extend page_track to mpt layer drm/i915/gvt: Provide generic page_track infrastructure for write-protected page drm/i915/gvt: Manage shadow pages with radix tree drm/i915/gvt: Define PTE addr mask with GENMASK_ULL drm/i915/gvt: Fix guest vGPU hang caused by very high dma setup overhead drm/i915/kvmgt: Add kvmgt debugfs entry nr_cache_entries under vgpu Weinan Li (3): drm/i915/gvt: add define GEN9_MOCS_SIZE drm/i915/gvt: add interface to check if context is inhibit drm/i915/gvt: init mmio by lri command in vgpu inhibit context Xiong Zhang (2): drm/i915/gvt: Release gvt->lock at the failure of finding page track drm/i915/gvt: Return error at the failure of finding page_track Zhenyu Wang (7): drm/i915/gvt: Fix one gvt_vgpu_error() use in dmabuf.c drm/i915/gvt: remove gvt max port definition drm/i915/gvt: Fix vGPU sched timeslice calculation warning drm/i915/gvt: Fix check error of vgpu create failure message drm/i915/gvt: Fix check error on fence mmio handler drm/i915/gvt: Fix one indent error drm/i915/gvt: Fix check error on hws_pga_write() fail message drivers/gpu/drm/i915/gvt/Makefile | 2 +- drivers/gpu/drm/i915/gvt/dmabuf.c | 2 +- drivers/gpu/drm/i915/gvt/gtt.c | 1457 ++++++++++++++----------------- drivers/gpu/drm/i915/gvt/gtt.h | 189 ++-- drivers/gpu/drm/i915/gvt/gvt.c | 2 +- drivers/gpu/drm/i915/gvt/gvt.h | 21 +- drivers/gpu/drm/i915/gvt/handlers.c | 38 +- drivers/gpu/drm/i915/gvt/hypercall.h | 9 +- drivers/gpu/drm/i915/gvt/kvmgt.c | 313 ++++--- drivers/gpu/drm/i915/gvt/mmio.c | 9 +- drivers/gpu/drm/i915/gvt/mmio_context.c | 210 ++++- drivers/gpu/drm/i915/gvt/mmio_context.h | 5 + drivers/gpu/drm/i915/gvt/mpt.h | 67 +- drivers/gpu/drm/i915/gvt/page_track.c | 184 ++++ drivers/gpu/drm/i915/gvt/page_track.h | 56 ++ drivers/gpu/drm/i915/gvt/sched_policy.c | 5 +- drivers/gpu/drm/i915/gvt/scheduler.c | 44 +- drivers/gpu/drm/i915/gvt/trace.h | 10 +- drivers/gpu/drm/i915/gvt/vgpu.c | 1 + 19 files changed, 1468 insertions(+), 1156 deletions(-) create mode 100644 drivers/gpu/drm/i915/gvt/page_track.c create mode 100644 drivers/gpu/drm/i915/gvt/page_track.h -- Open Source Technology Center, Intel ltd. $gpg --keyserver wwwkeys.pgp.net --recv-keys 4D781827
Attachment:
signature.asc
Description: PGP signature
_______________________________________________ Intel-gfx mailing list Intel-gfx@xxxxxxxxxxxxxxxxxxxxx https://lists.freedesktop.org/mailman/listinfo/intel-gfx
