Re: [PATCH libdrm 3/3] intel: PCI Ids for U SKU in CFL

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 




>-----Original Message-----
>From: Intel-gfx [mailto:intel-gfx-bounces@xxxxxxxxxxxxxxxxxxxxx] On Behalf Of
>Clint Taylor
>Sent: Wednesday, June 21, 2017 12:51 PM
>To: intel-gfx@xxxxxxxxxxxxxxxxxxxxx
>Subject: Re:  [PATCH libdrm 3/3] intel: PCI Ids for U SKU in CFL
>
>
>
>On 06/21/2017 09:39 AM, Anusha Srivatsa wrote:
>> Add the PCI IDs for U SKU IN CFL by following the spec.
>>
>> v2: Update IDs
>>
>> Cc: Rodrigo Vivi <rodrigo.vivi@xxxxxxxxx>
>> Signed-off-by: Anusha Srivatsa <anusha.srivatsa@xxxxxxxxx>
>> ---
>>   intel/intel_chipset.h | 12 +++++++++++-
>>   1 file changed, 11 insertions(+), 1 deletion(-)
>>
>> diff --git a/intel/intel_chipset.h b/intel/intel_chipset.h index
>> 4da145c..8a0d4ff 100644
>> --- a/intel/intel_chipset.h
>> +++ b/intel/intel_chipset.h
>> @@ -228,6 +228,10 @@
>>   #define PCI_CHIP_COFFEELAKE_S_GT2_3     0x3E96
>>   #define PCI_CHIP_COFFEELAKE_H_GT2_1     0x3E9B
>>   #define PCI_CHIP_COFFEELAKE_H_GT2_2     0x3E94
>> +#define PCI_CHIP_COFFEELAKE_U_GT3_1     0x3EA5
>> +#define PCI_CHIP_COFFEELAKE_U_GT3_2     0x3EA6
>> +#define PCI_CHIP_COFFEELAKE_U_GT3_3     0x3EA7
>> +#define PCI_CHIP_COFFEELAKE_U_GT3_4     0x3EA8
>0x3EA8 is marked not POR in the current documentation.

Hmm....for now the intention was  to match the IDs we currently have in the i915 to  libdrm and IGT so that we have same IDs everywhere....

Anusha 
>-Clint
>
>>
>>   #define IS_MOBILE(devid)	((devid) == PCI_CHIP_I855_GM || \
>>   				 (devid) == PCI_CHIP_I915_GM || \ @@ -469,8
>+473,14 @@
>>   #define IS_CFL_H(devid)         ((devid) == PCI_CHIP_COFFEELAKE_H_GT2_1 || \
>>                                    (devid) ==
>> PCI_CHIP_COFFEELAKE_H_GT2_2)
>>
>> +#define IS_CFL_U(devid)         ((devid) == PCI_CHIP_COFFEELAKE_U_GT3_1 || \
>> +                                 (devid) == PCI_CHIP_COFFEELAKE_U_GT3_2 || \
>> +                                 (devid) == PCI_CHIP_COFFEELAKE_U_GT3_3 || \
>> +                                 (devid) ==
>> +PCI_CHIP_COFFEELAKE_U_GT3_4)
>> +
>>   #define IS_COFFEELAKE(devid)   (IS_CFL_S(devid) || \
>> -				IS_CFL_H(devid))
>> +				IS_CFL_H(devid) || \
>> +				IS_CFL_U(devid))
>>
>>   #define IS_GEN9(devid)		(IS_SKYLAKE(devid)  || \
>>   				 IS_BROXTON(devid)  || \
>
>_______________________________________________
>Intel-gfx mailing list
>Intel-gfx@xxxxxxxxxxxxxxxxxxxxx
>https://lists.freedesktop.org/mailman/listinfo/intel-gfx
_______________________________________________
Intel-gfx mailing list
Intel-gfx@xxxxxxxxxxxxxxxxxxxxx
https://lists.freedesktop.org/mailman/listinfo/intel-gfx




[Index of Archives]     [Linux USB Devel]     [Linux Audio Users]     [Yosemite News]     [Linux Kernel]     [Linux SCSI]
  Powered by Linux