From: "Lee, Shawn C" <shawn.c.lee@xxxxxxxxx>
Kernel oops was trigger by DP MST monitor/hub connected.
DP MST series patch already upstream and MST should
be support also. MST monitor will display normally with this
change on bxt platform.
Fixes: a277ca7dc01d ("drm/i915: Split bxt_ddi_pll_select()")
Cc: Jani Nikula <jani.nikula@xxxxxxxxx>
Reviewed-by: Cooper Chiou <cooper.chiou@xxxxxxxxx>
Reviewed-by: Gary C Wang <gary.c.wang@xxxxxxxxx>
Reviewed-by: Ciobanu, Nathan D <nathan.d.ciobanu@xxxxxxxxx>
Reviewed-by: Herbert, Marc <marc.herbert@xxxxxxxxx>
Reviewed-by: Sripada, Radhakrishna <radhakrishna.sripada@xxxxxxxxx>
Signed-off-by: Shawn Lee <shawn.c.lee@xxxxxxxxx>"
---
drivers/gpu/drm/i915/intel_dpll_mgr.c | 3 ++-
1 file changed, 2 insertions(+), 1 deletion(-)
diff --git a/drivers/gpu/drm/i915/intel_dpll_mgr.c b/drivers/gpu/drm/i915/intel_dpll_mgr.c
index c92a2558beb4..1a1d99d266ed 100644
--- a/drivers/gpu/drm/i915/intel_dpll_mgr.c
+++ b/drivers/gpu/drm/i915/intel_dpll_mgr.c
@@ -1855,7 +1855,8 @@ bool bxt_ddi_dp_set_dpll_hw_state(int clock,
return NULL;
if ((encoder->type == INTEL_OUTPUT_DP ||
- encoder->type == INTEL_OUTPUT_EDP) &&
+ encoder->type == INTEL_OUTPUT_EDP ||
+ encoder->type == INTEL_OUTPUT_DP_MST ) &&
!bxt_ddi_dp_set_dpll_hw_state(clock, &dpll_hw_state))
return NULL;
--
1.7.9.5
_______________________________________________
Intel-gfx mailing list
Intel-gfx@xxxxxxxxxxxxxxxxxxxxx
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
