Re: __GCC_HAVE_SYNC_COMPARE_AND_SWAP_16 not defined on aarch64

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



On 27/06/17 23:53, Richard Earnshaw wrote:
> This is correct.  AArch64 cannot do the 16-byte atomic compare and swap
> and needs lock operations.

I may be completely wrong, but I think it can.

ARM (32-bit) supported double-word LL/SC from arm6k and armv8 I think
had it from day one.  CAS is mapped onto LL/SC.

I've written asm to do this, the key is the ldxp and stxp instruction,
and it seems to work.





[Index of Archives]     [Linux C Programming]     [Linux Kernel]     [eCos]     [Fedora Development]     [Fedora Announce]     [Autoconf]     [The DWARVES Debugging Tools]     [Yosemite Campsites]     [Yosemite News]     [Linux GCC]

  Powered by Linux