On 03/12/2024 04:31, Abhinav Kumar wrote: > Display port controller on some MSM chipsets are capable of supporting > multiple streams. In order to distinguish the streams better, describe > the current pixel clock better to emphasize that it drives the stream 0. > This should be squashed with patch adding stream 1. Best regards, Krzysztof
