Am Samstag, 15. Juni 2024, 19:03:53 CEST schrieb Jonas Karlman: > Similar to DCLK_LCDC on RK3328, the DCLK_VOP on RK3228 is typically > parented by the hdmiphy clk and it is expected that the DCLK_VOP and > hdmiphy clk rate are kept in sync. > > Use CLK_SET_RATE_PARENT and CLK_SET_RATE_NO_REPARENT flags, same as used > on RK3328, to make full use of all possible supported display modes. > > Fixes: 0a9d4ac08ebc ("clk: rockchip: set the clock ids for RK3228 VOP") > Fixes: 307a2e9ac524 ("clk: rockchip: add clock controller for rk3228") > Signed-off-by: Jonas Karlman <jonas@xxxxxxxxx> did your mailer have a hickup? Somehow I got patch2 (only this one) 2 times