Re: (subset) [PATCH v4 4/4] drm: sun4i: calculate proper DCLK rate for DSI

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Subject: Re: (subset) [PATCH v4 4/4] drm: sun4i: calculate proper DCLK rate for DSI
From: Maxime Ripard <maxime@xxxxxxxxxx>
Date: Wed, 10 May 2023 16:04:05 +0200
Cc: devicetree@xxxxxxxxxxxxxxx, linux-kernel@xxxxxxxxxxxxxxx, Frank Oltmanns <frank@xxxxxxxxxxxx>, dri-devel@xxxxxxxxxxxxxxxxxxxxx, linux-clk@xxxxxxxxxxxxxxx, Ondrej Jirman <megi@xxxxxx>, linux-sunxi@xxxxxxxxxxxxxxx, linux-arm-kernel@xxxxxxxxxxxxxxxxxxx, Icenowy Zheng <icenowy@xxxxxxx>
Feedback-id: i8771445c:Fastmail
In-reply-to: <20230505052110.67514-5-me@crly.cz>
References: <20230505052110.67514-1-me@crly.cz> <20230505052110.67514-5-me@crly.cz>

On Fri, 05 May 2023 07:21:10 +0200, Roman Beranek wrote:
> In DSI mode, TCON0's data clock is required to run at 1/4 the per-lane
> bit rate.
> 
> 

Applied to drm/drm-misc (drm-misc-next).

Thanks!
Maxime

References:
- [PATCH v4 0/4] drm: sun4i: set proper TCON0 DCLK rate in DSI mode
  - From: Roman Beranek
- [PATCH v4 4/4] drm: sun4i: calculate proper DCLK rate for DSI
  - From: Roman Beranek

Prev by Date: Re: [PATCH v6 5/6] fbdev: Move framebuffer I/O helpers into <asm/fb.h>
Next by Date: Re: [PATCH v4 1/4] clk: sunxi-ng: a64: force select PLL_MIPI in TCON0 mux
Previous by thread: [PATCH v4 4/4] drm: sun4i: calculate proper DCLK rate for DSI
Next by thread: Re: [PATCH v4 0/4] drm: sun4i: set proper TCON0 DCLK rate in DSI mode
Index(es):
- Date
- Thread

[Index of Archives] [Linux DRI Users] [Linux Intel Graphics] [Linux USB Devel] [Video for Linux] [Linux Audio Users] [Yosemite News] [Linux Kernel] [Linux SCSI] [XFree86] [Linux USB Devel] [Video for Linux] [Linux Audio Users] [Linux Kernel] [Linux SCSI] [XFree86]

Powered by Linux