Hi Sam, thanks for your comments.
>-----Original Message-----
>From: Sam Ravnborg <sam@xxxxxxxxxxxx>
>Sent: Sunday, April 26, 2020 1:59 AM
>To: Venkateshwar Rao Gannavarapu <VGANNAVA@xxxxxxxxxx>
>Cc: Hyun Kwon <hyunk@xxxxxxxxxx>; laurent.pinchart@xxxxxxxxxxxxxxxx; dri-
>devel@xxxxxxxxxxxxxxxxxxxxx; Sandip Kothari <sandipk@xxxxxxxxxx>;
>airlied@xxxxxxxx; linux-kernel@xxxxxxxxxxxxxxx; Venkateshwar Rao Gannavarapu
><VGANNAVA@xxxxxxxxxx>
>Subject: Re: [RFC PATCH 1/2] dt-bindings: display: xlnx: Add Xilinx DSI TX
>subsystem bindings
>
>Hi Venkateshwar
>
>On Tue, Apr 21, 2020 at 02:50:55AM +0530, Venkateshwar Rao Gannavarapu
>wrote:
>> This add a dt binding for Xilinx DSI TX subsystem.
>>
>> The Xilinx MIPI DSI (Display serial interface) Transmitter Subsystem
>> implements the Mobile Industry Processor Interface (MIPI) based
>> display interface. It supports the interface with the programmable logic
>(FPGA).
>>
>> Signed-off-by: Venkateshwar Rao Gannavarapu
>> <venkateshwar.rao.gannavarapu@xxxxxxxxxx>
>> ---
>> .../devicetree/bindings/display/xlnx/xlnx,dsi.txt | 68
>> ++++++++++++++++++++++
>
>Sorry, but new bindings in DT Schema format (.yaml) please.
>We are working on migrating all bindings to DT Schema and do not want to add
>new bindings in the old format.
>
I will address bindings in YAML format in V2 patch.
>
>> 1 file changed, 68 insertions(+)
>> create mode 100644
>> Documentation/devicetree/bindings/display/xlnx/xlnx,dsi.txt
>>
>> diff --git
>> a/Documentation/devicetree/bindings/display/xlnx/xlnx,dsi.txt
>> b/Documentation/devicetree/bindings/display/xlnx/xlnx,dsi.txt
>> new file mode 100644
>> index 0000000..ef69729
>> --- /dev/null
>> +++ b/Documentation/devicetree/bindings/display/xlnx/xlnx,dsi.txt
>> @@ -0,0 +1,68 @@
>> +Device-Tree bindings for Xilinx MIPI DSI Tx IP core
>> +
>> +The IP core supports transmission of video data in MIPI DSI protocol.
>> +
>> +Required properties:
>> + - compatible: Should be "xlnx-dsi".
>> + - reg: physical base address and length of the registers set for the device.
>> + - xlnx,dsi-num-lanes: Possible number of DSI lanes for the Tx controller.
>> + The values should be 1, 2, 3 or 4. Based on xlnx,dsi-num-lanes and
>> + line rate for the MIPI D-PHY core in Mbps, the AXI4-stream received by
>> + Xilinx MIPI DSI Tx IP core adds markers as per DSI protocol and the packet
>> + thus framed is convered to serial data by MIPI D-PHY core. Please refer
>> + Xilinx pg238 for more details. This value should be equal to the number
>> + of lanes supported by the connected DSI panel. Panel has to support this
>> + value or has to be programmed to the same value that DSI Tx controller is
>> + configured to.
>> + - xlnx,dsi-datatype: Color format. The value should be one of
>> +"MIPI_DSI_FMT_RGB888",
>> + "MIPI_DSI_FMT_RGB666", "MIPI_DSI_FMT_RGB666_PACKED" or
>"MIPI_DSI_FMT_RGB565".
>> + - #address-cells, #size-cells: should be set respectively to <1> and <0>
>> + according to DSI host bindings (see MIPI DSI bindings [1])
>> + - clock-names: Must contain "s_axis_aclk" and "dphy_clk_200M" in same
>order as
>> + clocks listed in clocks property.
>> + - clocks: List of phandles to Video and 200Mhz DPHY clocks.
>> + - port: Logical block can be used / connected independently with
>> + external device. In the display controller port nodes, topology
>> + for entire pipeline should be described using the DT bindings defined in
>> + Documentation/devicetree/bindings/graph.txt.
>
>> + - simple_panel: The subnode for connected panel. This represents the
>> + DSI peripheral connected to the DSI host node. Please refer to
>> + Documentation/devicetree/bindings/display/mipi-dsi-bus.txt. The
>> + simple-panel driver has auo,b101uan01 panel timing parameters added
>along
>> + with other existing panels. DSI driver derive the required Tx IP controller
>> + timing values from the panel timing parameters.A
>Please always use either a port or a ports node.
>
OK.
> Sam
>
>> +
>> +Required simple_panel properties:
>> + - compatible: Value should be one of the panel names in
>> + Documentation/devicetree/bindings/display/panel/. e.g. "auo,b101uan01".
>> + For available panel compatible strings, please refer to bindings in
>> + Documentation/devicetree/bindings/display/panel/
>> +
>> +Optional properties:
>> + - xlnx,dsi-cmd-mode: denotes command mode enable.
>> +
>> +[1]: Documentation/devicetree/bindings/display/mipi-dsi-bus.txt
>> +[2]: Documentation/devicetree/bindings/media/video-interfaces.txt
>> +
>> +Example:
>> +
>> + mipi_dsi_tx_subsystem@80000000 {
>> + compatible = "xlnx,dsi";
>> + reg = <0x0 0x80000000 0x0 0x10000>;
>> + xlnx,dsi-num-lanes = <4>;
>> + xlnx,dsi-data-type = <MIPI_DSI_FMT_RGB888>;
>> + #address-cells = <1>;
>> + #size-cells = <0>;
>> + clock-names = "dphy_clk_200M", "s_axis_aclk";
>> + clocks = <&misc_clk_0>, <&misc_clk_1>;
>> + encoder_dsi_port: port@0 {
>> + reg = <0>;
>> + dsi_encoder: endpoint {
>> + remote-endpoint = <&xdsi_ep>;
>> + };
>> + };
>> + simple_panel: simple-panel@0 {
>> + compatible = "auo,b101uan01";
>> + reg = <0>;
>> + };
>> + };
>> --
>> 2.7.4
>>
>> This email and any attachments are intended for the sole use of the named
>recipient(s) and contain(s) confidential information that may be proprietary,
>privileged or copyrighted under applicable law. If you are not the intended
>recipient, do not read, copy, or forward this email message or any attachments.
>Delete this email message and any attachments immediately.
>> _______________________________________________
>> dri-devel mailing list
>> dri-devel@xxxxxxxxxxxxxxxxxxxxx
>> https://lists.freedesktop.org/mailman/listinfo/dri-devel
_______________________________________________
dri-devel mailing list
dri-devel@xxxxxxxxxxxxxxxxxxxxx
https://lists.freedesktop.org/mailman/listinfo/dri-devel
