[Bug 98821] [amdgpu][bisected][polaris] "drm/amdgpu: refine uvd 6.0 clock gate feature" sets MCLK on highest state

[bugzilla-daemon@xxxxxxxxxxxxxxx]

Comment # 14 on bug 98821 from Arek Ruśniak

Second patch has broken UVD.

---

      You are receiving this mail because:

• You are the assignee for the bug.

_______________________________________________
dri-devel mailing list
dri-devel@xxxxxxxxxxxxxxxxxxxxx
https://lists.freedesktop.org/mailman/listinfo/dri-devel