Alex Deucher wrote:
- buffer offsets in the base regs are 256b aligned so shift properly when comparing, fixed by Andre Maasikas - mipmap size was calculated wrong when nlevel=0 - texture bo offsets were used after the bo base address was added - vertex resource size register is size - 1, not size
I tried this patch on a d-r-t from 100805 (todays d-r-t seems to have reverted to a month ago and doesn't work well with tiling)
The patch, while fixing mesa demos lodbias and cubemap, seems to regress ut2004 and doom3 demos -
radeon 0000:01:00.0: mipmap bo too small (128 128 4 0 7 393216 -> 458816 have 655360)
_______________________________________________ dri-devel mailing list dri-devel@xxxxxxxxxxxxxxxxxxxxx http://lists.freedesktop.org/mailman/listinfo/dri-devel
