Re: DMA Engine API multiplanar support

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



On Wed, Aug 31, 2016 at 12:30:20PM +0000, Radhey Shyam Pandey wrote:
> Hi Vinod,
> 
> > > > why cant a trxn from user be split to multiple dmanegine txn's?
> > >
> > > Assuming we split frame transfer into two dma_async_tx_descriptor (two
> > > callbacks)  Then we need some mechanism to pass multiplanar
> > > information from client driver to dmaengine driver?
> > > i.e dma programming sequence will be different for single/multiple
> > > destination buffer address.
> > 
> > Can you explain how?
> 
> For single frame.
> a) Program DMA_IP ADDR0 register.
> b)  Configure other required params and start the DMA controller.
> 
> For multi-planar frame (plane count = 2) 
> a) Program DMA_IP ADDR0 register.
> b) Program DMA_IP ADDR1 register.
> c) Configure other required params and start the DMA controller.

So from dmaengine flow I can see:

 - Prepere plane0 descriptor
 - Prepare plane1 descriptor
 - Submit both
 - Issue pending, that kicks off these two in sequence and completes them.

What is the issue with this flow from above logic.

-- 
~Vinod
--
To unsubscribe from this list: send the line "unsubscribe dmaengine" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at  http://vger.kernel.org/majordomo-info.html



[Index of Archives]     [Linux Kernel]     [Linux ARM (vger)]     [Linux ARM MSM]     [Linux Omap]     [Linux Arm]     [Linux Tegra]     [Fedora ARM]     [Linux for Samsung SOC]     [eCos]     [Linux PCI]     [Linux Fastboot]     [Gcc Help]     [Git]     [DCCP]     [IETF Announce]     [Security]     [Linux MIPS]     [Yosemite Campsites]

  Powered by Linux