On 7/31/2015 7:20 AM, Murali Karicheri wrote:
On 05/29/2015 12:04 PM, Murali Karicheri wrote:
All of the keystone devices have a separate register to hold post
divider value for main pll clock. Currently the fixed-postdiv
value used for k2hk/l/e SoCs works by sheer luck as u-boot happens to
use a value of 2 for this. Now that we have fixed this in the pll
clock driver change the dt bindings for the same.
Signed-off-by: Murali Karicheri <m-karicheri2@xxxxxx>
---
[..]
Santosh,
The clk driver update is already merged to v4.2-rc. Could you send this
DT update as well for 4.2-rc?
Sure.
Regards,
Santosh
--
To unsubscribe from this list: send the line "unsubscribe devicetree" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at http://vger.kernel.org/majordomo-info.html
