From: Sricharan Ramabadhran <quic_srichara@xxxxxxxxxxx> CPU on Qualcomm ipq5424 is clocked by huayra PLL with RCG support. Add support for the APSS PLL, RCG and clock enable for ipq5424. The PLL, RCG register space are clubbed. Hence adding new APSS driver for both PLL and RCG/CBC control. Also the L3 cache has a separate pll and needs to be scaled along with the CPU. Md Sadre Alam (1): cpufreq: qcom-nvmem: Enable cpufreq for ipq5424 Sricharan Ramabadhran (3): dt-bindings: clock: ipq5424-apss-clk: Add ipq5424 apss clock controller clk: qcom: apss-ipq5424: Add ipq5424 apss clock controller arm64: dts: qcom: ipq5424: Enable cpufreq support .../bindings/clock/qcom,ipq5424-apss-clk.yaml | 57 +++ arch/arm64/boot/dts/qcom/ipq5424.dtsi | 71 ++++ drivers/clk/qcom/Kconfig | 7 + drivers/clk/qcom/Makefile | 1 + drivers/clk/qcom/apss-ipq5424.c | 373 ++++++++++++++++++ drivers/cpufreq/cpufreq-dt-platdev.c | 1 + drivers/cpufreq/qcom-cpufreq-nvmem.c | 5 + include/dt-bindings/clock/qcom,apss-ipq.h | 6 + 8 files changed, 521 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/qcom,ipq5424-apss-clk.yaml create mode 100644 drivers/clk/qcom/apss-ipq5424.c -- 2.34.1