On all X Elite boards currently supported upstream, the NVMe sits on the PCIe 6. Until now that has been configured in dual lane mode only. The schematics reveal that the NVMe is actually using 4 lanes. So add support for the 4-lane mode and document the compatible for it. This patchset depends on: https://lore.kernel.org/all/20240805-phy-qcom-qmp-pcie-write-all-tbls-second-port-v3-1-6967c6bf61d1@xxxxxxxxxx/ Signed-off-by: Abel Vesa <abel.vesa@xxxxxxxxxx> --- Changes in v2: - Re-worded the commit message following Johan's suggestions. - Picked up Krzysztof's R-b tag for the bindings patch - Link to v1: https://lore.kernel.org/r/20240531-x1e80100-phy-add-gen4x4-v1-0-5c841dae7850@xxxxxxxxxx --- Abel Vesa (2): dt-bindings: phy: qcom,sc8280xp-qmp-pcie-phy: Document the X1E80100 QMP PCIe PHY Gen4 x4 phy: qcom: qmp-pcie: Add Gen4 4-lanes mode for X1E80100 .../bindings/phy/qcom,sc8280xp-qmp-pcie-phy.yaml | 3 ++ drivers/phy/qualcomm/phy-qcom-qmp-pcie.c | 42 ++++++++++++++++++++++ 2 files changed, 45 insertions(+) --- base-commit: 81528d2de965dafd6911a0f9a975fc30b25e7080 change-id: 20240531-x1e80100-phy-add-gen4x4-fa830a5505b6 Best regards, -- Abel Vesa <abel.vesa@xxxxxxxxxx>
