On Tue, 10 Jan 2023, at 14:55, clayc@xxxxxxx wrote: > From: Clay Chang <clayc@xxxxxxx> > > The GXP SROM control register can be used to configure LPC related > legacy I/O registers. Currently only the SROM RAM Offset Register > (vromoff) is exported. What exact behaviour does vromoff influence? You mention I/O registers, but RAM offset feels like it may be related to MEM or FWH LPC cycles instead? I'm trying to understand whether we can find some common ground with controlling e.g. Aspeed's BMCs LPC peripherals based on Arnd's query[1], but the description is a bit too vague right now for me to be able to do that. [1] https://lore.kernel.org/all/66ef9643-b47e-428d-892d-7c1cbd358a5d@xxxxxxxxxxxxxxxx/ Andrew
