On Wed, Mar 7, 2018 at 4:47 PM, Jolly Shah <JOLLYS@xxxxxxxxxx> wrote: > Hi Rob, > > >> -----Original Message----- >> From: Rob Herring [mailto:robh@xxxxxxxxxx] >> Sent: Monday, March 05, 2018 5:46 PM >> To: Jolly Shah <JOLLYS@xxxxxxxxxx> >> Cc: mturquette@xxxxxxxxxxxx; sboyd@xxxxxxxxxxxxxx; >> michal.simek@xxxxxxxxxx; mark.rutland@xxxxxxx; linux-clk@xxxxxxxxxxxxxxx; >> devicetree@xxxxxxxxxxxxxxx; Shubhrajyoti Datta <shubhraj@xxxxxxxxxx>; linux- >> kernel@xxxxxxxxxxxxxxx; Jolly Shah <JOLLYS@xxxxxxxxxx>; Rajan Vaja >> <RAJANV@xxxxxxxxxx>; linux-arm-kernel@xxxxxxxxxxxxxxxxxxx >> Subject: Re: [PATCH 2/3] dt-bindings: clock: Add bindings for ZynqMP clock >> driver >> >> On Wed, Feb 28, 2018 at 02:27:40PM -0800, Jolly Shah wrote: >> > Add documentation to describe Xilinx ZynqMP clock driver bindings. >> > >> > Signed-off-by: Jolly Shah <jollys@xxxxxxxxxx> >> > Signed-off-by: Rajan Vaja <rajanv@xxxxxxxxxx> >> > Signed-off-by: Shubhrajyoti Datta <shubhrajyoti.datta@xxxxxxxxxx> >> > --- >> > +95 dpll_post_src >> > +96 vpll_int >> > +97 vpll_pre_src >> > +98 vpll_half >> > +99 vpll_int_mux >> > +100 vpll_post_src >> > +101 can0_mio >> > +102 can1_mio >> > + >> > +Example: >> > + >> > +clk: clk { >> > + #clock-cells = <1>; >> > + compatible = "xlnx,zynqmp-clk"; >> >> How do you control the clocks? > > Clocks are controlled by a dedicated platform management controller. Above clock ids are used to identify clocks between master and PMU. What is the interface to the "platform management controller"? Because you have no registers, I'm guessing a firmware interface? If so, then just define the firmware node as a clock provider. Rob -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo@xxxxxxxxxxxxxxx More majordomo info at http://vger.kernel.org/majordomo-info.html
