On Fri, Apr 15, 2016 at 03:29:11PM -0700, Stephen Boyd wrote: > On 03/23, Maxime Ripard wrote: > > The Allwinner SoCs have a gate controller to gate the access to the DRAM > > clock to the some devices that need to access the DRAM directly (mostly > > display / image related IPs). > > > > Use a simple gates driver to support the one found in the A13 / R8 SoCs. > > > > Signed-off-by: Maxime Ripard <maxime.ripard@xxxxxxxxxxxxxxxxxx> > > Acked-by: Chen-Yu Tsai <wens@xxxxxxxx> > > Acked-by: Rob Herring <robh@xxxxxxxxxx> > > --- > > Acked-by: Stephen Boyd <sboyd@xxxxxxxxxxxxxx> Applied, thanks! Maxime -- Maxime Ripard, Free Electrons Embedded Linux, Kernel and Android engineering http://free-electrons.com
Attachment:
signature.asc
Description: Digital signature
