Re: [PATCH V4 1/7] clk: bcm2835: the minimum clock divider is 2

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 




Eric Anholt <eric@xxxxxxxxxx> writes:

> kernel@xxxxxxxxxxxxxxxx writes:
>
>> From: Martin Sperl <kernel@xxxxxxxxxxxxxxxx>
>>
>> Testing with different clock divider values has shown
>> that (at least for the PCM clock) the clock divider
>> has to be at least 2, otherwise the clock will not
>> output a signal.
>
> For a MASH clock (PWM, PCM, SLIMBUS, but not the others), the minimum
> integer component of the divider is:
>
> mash 0: 1
> mash 1: 2
> mash 2: 3
> mash 3: 5

More specific MASH list:

GP0
GP1
(*not* gp2)
PCM
PWM
SLIM

Attachment: signature.asc
Description: PGP signature


[Index of Archives]     [Device Tree Compilter]     [Device Tree Spec]     [Linux Driver Backports]     [Video for Linux]     [Linux USB Devel]     [Linux PCI Devel]     [Linux Audio Users]     [Linux Kernel]     [Linux SCSI]     [XFree86]     [Yosemite Backpacking]
  Powered by Linux