Re: [PATCH] amdgpu: resize BAR0 to the maximum available size, even if it doesn't cover VRAM

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



Am 11.12.20 um 02:42 schrieb Darren Salt:
I demand that Christian König may or may not have written...

[SNIP]

Well I did wrote that :)

I used dd: # dd if=/sys/kernel/debug/dri/0/amdgpu_vram bs=1048576 count=1 skip=6127 | hexdump -C |tail

That won't work. amdgpu_vram uses a MMIO register pair to access VRAM which works even when it isn't CPU visible.

Thinking more about it umr would probably use this as well, so that won't work either.

You could try to use dd on /dev/mem with the offset of the BAR.

Anyway I agree that a PCI subsystem quirk might be appropriated.

I'm going to discuss AMD internally why you have such strange values in the RBAR registers.
Just send that to me as a complete and clean patchset.
Done, though only to the list.

I have a few comments on the patches. They can use some polishing, but in general the approach looks solid to me.

Regards,
Christian.
_______________________________________________
amd-gfx mailing list
amd-gfx@xxxxxxxxxxxxxxxxxxxxx
https://lists.freedesktop.org/mailman/listinfo/amd-gfx




[Index of Archives]     [Linux USB Devel]     [Linux Audio Users]     [Yosemite News]     [Linux Kernel]     [Linux SCSI]

  Powered by Linux