I am trying to use icarus as a verilog simulator and then use alliance as the logic and layout synthesis tool.
The problem is that alliance only supports VHDL. i used icarus to translate verilog to VHDL but the code generated is not usable by alliance (using vasy).
Any suggestion?
thanks
_______________________________________________ electronic-lab mailing list electronic-lab@xxxxxxxxxxxxxxxxxxxxxxx https://admin.fedoraproject.org/mailman/listinfo/electronic-lab
