Patch "arm64: dts: ti: k3-j721e-common-proc-board: Re-name "link" name as "phy"" has been added to the 5.10-stable tree

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



This is a note to let you know that I've just added the patch titled

    arm64: dts: ti: k3-j721e-common-proc-board: Re-name "link" name as "phy"

to the 5.10-stable tree which can be found at:
    http://www.kernel.org/git/?p=linux/kernel/git/stable/stable-queue.git;a=summary

The filename of the patch is:
     arm64-dts-ti-k3-j721e-common-proc-board-re-name-link.patch
and it can be found in the queue-5.10 subdirectory.

If you, or anyone else, feels it should not be added to the stable tree,
please let <stable@xxxxxxxxxxxxxxx> know about it.



commit 769f918adc3578047332cad8e42150bf0d08a913
Author: Kishon Vijay Abraham I <kishon@xxxxxx>
Date:   Thu Jun 3 20:04:27 2021 +0530

    arm64: dts: ti: k3-j721e-common-proc-board: Re-name "link" name as "phy"
    
    [ Upstream commit 02b4d9186121d842a53e347f53a86ec7f2c6b0c7 ]
    
    Commit 66db854b1f62d ("arm64: dts: ti: k3-j721e-common-proc-board:
    Configure the PCIe instances") and
    commit 02c35dca2b488 ("arm64: dts: ti: k3-j721e: Enable Super-Speed
    support for USB0") added PHY DT nodes with node name as "link"
    However nodes with #phy-cells should be named 'phy' as discussed in [1].
    Re-name subnodes of serdes in J721E to 'phy'.
    
    [1] -> http://lore.kernel.org/r/20200909203631.GA3026331@bogus
    
    Fixes: 66db854b1f62d ("arm64: dts: ti: k3-j721e-common-proc-board: Configure the PCIe instances")
    Fixes: 02c35dca2b488 ("arm64: dts: ti: k3-j721e: Enable Super-Speed support for USB0")
    Signed-off-by: Kishon Vijay Abraham I <kishon@xxxxxx>
    Reviewed-by: Aswath Govindraju <a-govindraju@xxxxxx>
    Signed-off-by: Nishanth Menon <nm@xxxxxx>
    Link: https://lore.kernel.org/r/20210603143427.28735-5-kishon@xxxxxx
    Signed-off-by: Sasha Levin <sashal@xxxxxxxxxx>

diff --git a/arch/arm64/boot/dts/ti/k3-j721e-common-proc-board.dts b/arch/arm64/boot/dts/ti/k3-j721e-common-proc-board.dts
index 56a92f59c3a1..964e70ddf8e6 100644
--- a/arch/arm64/boot/dts/ti/k3-j721e-common-proc-board.dts
+++ b/arch/arm64/boot/dts/ti/k3-j721e-common-proc-board.dts
@@ -326,7 +326,7 @@
 };
 
 &serdes3 {
-	serdes3_usb_link: link@0 {
+	serdes3_usb_link: phy@0 {
 		reg = <0>;
 		cdns,num-lanes = <2>;
 		#phy-cells = <0>;
@@ -599,7 +599,7 @@
 	assigned-clocks = <&serdes0 CDNS_SIERRA_PLL_CMNLC>;
 	assigned-clock-parents = <&wiz0_pll1_refclk>;
 
-	serdes0_pcie_link: link@0 {
+	serdes0_pcie_link: phy@0 {
 		reg = <0>;
 		cdns,num-lanes = <1>;
 		#phy-cells = <0>;
@@ -612,7 +612,7 @@
 	assigned-clocks = <&serdes1 CDNS_SIERRA_PLL_CMNLC>;
 	assigned-clock-parents = <&wiz1_pll1_refclk>;
 
-	serdes1_pcie_link: link@0 {
+	serdes1_pcie_link: phy@0 {
 		reg = <0>;
 		cdns,num-lanes = <2>;
 		#phy-cells = <0>;
@@ -625,7 +625,7 @@
 	assigned-clocks = <&serdes2 CDNS_SIERRA_PLL_CMNLC>;
 	assigned-clock-parents = <&wiz2_pll1_refclk>;
 
-	serdes2_pcie_link: link@0 {
+	serdes2_pcie_link: phy@0 {
 		reg = <0>;
 		cdns,num-lanes = <2>;
 		#phy-cells = <0>;



[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Index of Archives]     [Linux USB Devel]     [Linux Audio Users]     [Yosemite News]     [Linux Kernel]     [Linux SCSI]

  Powered by Linux