Re: sparc64: Reduce TLB flushes on hugetlb PTE change

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 





On 03/07/2016 08:32 PM, David Miller wrote:
From: Nitin Gupta <nitin.m.gupta@xxxxxxxxxx>
Date: Mon,  7 Mar 2016 18:23:27 -0800

Flush TSB and TLB only at REAL_HPAGE_SIZE boundaries and
not at every 8K stride.

Orabug: 22643230

Signed-off-by: Nitin Gupta <nitin.m.gupta@xxxxxxxxxx>
Is this an update to your earlier patch?

No, this is a separate patch.

Nitin

If so, why aren't you explaining what you have changed?

Also, why haven't you put a proper version indication in
the Subject line?  Like "v3" or something?

By making more and more work for me like this, you are
making it more difficult for me to process my backlog
and get to actually reviewing the content of your change
and integrating it.
--
To unsubscribe from this list: send the line "unsubscribe sparclinux" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at  http://vger.kernel.org/majordomo-info.html

--
To unsubscribe from this list: send the line "unsubscribe sparclinux" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at  http://vger.kernel.org/majordomo-info.html



[Index of Archives]     [Kernel Development]     [DCCP]     [Linux ARM Development]     [Linux]     [Photo]     [Yosemite Help]     [Linux ARM Kernel]     [Linux SCSI]     [Linux x86_64]     [Linux Hams]

  Powered by Linux