Re: Processor IDs on the Niagara

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



From: Elad Lahav <elahav@xxxxxxxxxxxx>
Date: Fri, 12 Sep 2008 20:53:11 -0400

> > This is what other ports do.
> 
> Here's the information from my dual-core athlon processor. Again, the format is CPUID proc_id core_id (sibling mask) (core mask):
> 
> CPUID  proc_id  core_id  sibling_mask  core_mask
> 00     00       00       (00)          (00,01)
> 01     00       01       (01)          (00,01)
> 
> As you can see, the processor ID refers to a single package (with ID 0), and the core ID is different for each CPU, as expected.

Niagara T1 is a single "package", with 8 "cores".

Look at a dump from a multi-socket Niagara T2 system.
--
To unsubscribe from this list: send the line "unsubscribe sparclinux" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at  http://vger.kernel.org/majordomo-info.html

[Index of Archives]     [Kernel Development]     [DCCP]     [Linux ARM Development]     [Linux]     [Photo]     [Yosemite Help]     [Linux ARM Kernel]     [Linux SCSI]     [Linux x86_64]     [Linux Hams]

  Powered by Linux