Sun4d interrupt handling?

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



Hi,

I'm adding Sun4d support to Qemu and I was wondering if there are any
docs for Sun4d, especially interrupt handling (SBI, BW, counters, SMP
issues, boards). Any pointers?

Looking at Linux sources, it seems that SBI handles SBus interrupts
and then BW masks all interrupt sources. Is BW CPU specific?

It looks like basic hardware (CPU+MMU, zs, esp, lance, eeprom,
counter) is already implemented in Qemu and IO-UNIT is not very
different from IOMMU.
-
To unsubscribe from this list: send the line "unsubscribe sparclinux" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at  http://vger.kernel.org/majordomo-info.html

[Index of Archives]     [Kernel Development]     [DCCP]     [Linux ARM Development]     [Linux]     [Photo]     [Yosemite Help]     [Linux ARM Kernel]     [Linux SCSI]     [Linux x86_64]     [Linux Hams]

  Powered by Linux