Hi,
Patch 1: Cleans up termination lines
Patch 2: Refactor driver for ease of adding new SoCs
Patch 3: Add debugfs entry for PCH IPs only if platform supports
Patch 4: Add Tiger Lake legacy support to pmc_core
Patch 5: Add Elkhart Lake legacy support to pmc_core
All the information regarding the PCH IPs and names of IPs will be
available in Intel's Platform Controller Hub (PCH) External Design
Specification (EDS) document expected to be released in 2020 before
product launch.
Changes since v1:
1) Added a patch that fixes the naming inconsistency.
2) Fixed the prefix of all the patches.
Changes since v2:
1) Add Comet Lake legacy support to pmc_core up on Dell's request.
Changes since v3:
1) Removed both "SoC naming inconsistency" patch and "Add Comet Lake legacy
support to pmc_core" patch from this series and sent them as a series which
was made upstream.
2) Updated LTR IGNORE Max offset for Tiger Lake and Elkhart Lake by defining a
macro as they are platform specific.
Gayatri Kammela (5):
platform/x86: intel_pmc_core: Clean up: Remove comma after the
termination line
platform/x86: intel_pmc_core: Create platform dependent pmc bitmap
structs
platform/x86: intel_pmc_core: Make debugfs entry for
pch_ip_power_gating_status conditional
platform/x86: intel_pmc_core: Add Tiger Lake (TGL) platform support to
intel_pmc_core driver
platform/x86: intel_pmc_core: Add Atom based Elkhart Lake (EHL)
platform support to intel_pmc_core driver
drivers/platform/x86/intel_pmc_core.c | 108 +++++++++++++++++++++-----
drivers/platform/x86/intel_pmc_core.h | 4 +-
2 files changed, 90 insertions(+), 22 deletions(-)
Cc: Peter Zijlstra <peterz@xxxxxxxxxxxxx>
Cc: Srinivas Pandruvada <srinivas.pandruvada@xxxxxxxxx>
Cc: Andy Shevchenko <andriy.shevchenko@xxxxxxxxxxxxxxx>
Cc: Kan Liang <kan.liang@xxxxxxxxx>
Cc: David E. Box <david.e.box@xxxxxxxxx>
Cc: Rajneesh Bhardwaj <irenic.rajneesh@xxxxxxxxx>
Cc: Tony Luck <tony.luck@xxxxxxxxx>
--
2.17.1
