This patch adds core regmap platform driver for Mellanox BMC cards with
the programmable devices based chassis control. The device logics,
controlled by software includes:
- Interrupt handling for chassis, ASIC, CPU events;
- LED handling;
- Exposes through sysfs mux, reset signals, reset cause notification;
The patch provides support for the access to programmable device through
the register map and allows dynamic device tree manipulation at runtime
for removable devices.
This driver requires activator driver, which responsibility is to create
register map and pass it to regmap core. Such activator could be based for
example on I2C, SPI or MMIO interface.
Drivers exposes the number of hwmon attributes to sysfs according to the
attribute groups, defined in the device tree. These attributes will be
located for example in /sys/class/hwmon/hwmonX folder, which is a symbolic
link to for example:
/sys/bus/i2c/devices/4-0072/mlxreg-core.1138/hwmon/hwmon10.
The attributes are divided to the groups, like in the below example:
MUX nodes
- safe_bios_disable
- spi_burn_bios_ci
- spi_burn_ncsi
- uart_sel
Reset nodes:
- sys_power_cycle
- bmc_upgrade
- asic_reset
Cause of reset nodes:
- cpu_kernel_panic
- cpu_shutdown
- bmc_warm_reset
General purpose RW nodes:
- version
Drivers also probes LED and hotplug drivers, in case device tree
description contains LED and hotplug nodes.
Signed-off-by: Vadim Pasternak <vadimp@xxxxxxxxxxxx>
---
v3->v4:
Comments pointed out by Lee:
- Split interrupt related logic into separate module and place this logic
within the existing Mellanox hotplug driver. Move for this reason this
driver from drivers/platform/x86 to drivers/platform/mellanox folder;
Comments pointed out by Rob:
- Make a separate patch /devicetree/bindings/vendor-prefixes.txt;
- Add .txt to Documentation/devicetree/bindings/mfd/mellanox,mlxreg-core
and send it within this series;
- Modify "compatible" property;
- Modify explanation for "deferred" property;
- Describe each subnode by its own section;
- Don't use underscore in attribute names;
Changes added by Vadim:
- Add mlxreg_hotplug_device and mlxreg_core_item structures to mlxreg.h
and modify mlxreg_core_led_platform_data structure;
v2->v3:
Changes added by Vadim:
- Change name of field led data in struct mlxreg_core_led_platform_data
in mlxreg.h;
- fix data position assignment in mlxreg_core_get;
- update name of field led data in mlxreg_core_set_led;
v1->v2:
Comments pointed out by Pavel:
- Remove extra new line in mellanox,mlxreg-core;
- Replace three NOT with one in mlxreg_core_attr_show;
- Make error message in mlxreg_core_work_helper shorter;
- Make attribute assignment more readable;
- Separate mellanox,mlxreg-core file for sending to DT maintainers.
Comments pointed out by Jacek:
- Since brightness_set_blocking is used instead of
brightness_set, three fields from mlxreg_core_led_data are removed.
---
.../bindings/mfd/mellanox,mlxreg-core.txt | 367 +++++++++
MAINTAINERS | 7 +
drivers/mfd/Kconfig | 15 +
drivers/mfd/Makefile | 1 +
drivers/mfd/mlxreg-core.c | 839 +++++++++++++++++++++
include/linux/platform_data/mlxreg.h | 138 ++++
6 files changed, 1367 insertions(+)
create mode 100644 Documentation/devicetree/bindings/mfd/mellanox,mlxreg-core.txt
create mode 100644 drivers/mfd/mlxreg-core.c
create mode 100644 include/linux/platform_data/mlxreg.h
diff --git a/Documentation/devicetree/bindings/mfd/mellanox,mlxreg-core.txt b/Documentation/devicetree/bindings/mfd/mellanox,mlxreg-core.txt
new file mode 100644
index 0000000..f8c776a
--- /dev/null
+++ b/Documentation/devicetree/bindings/mfd/mellanox,mlxreg-core.txt
@@ -0,0 +1,367 @@
+Mellanox programmable device control.
+-------------------------------------
+This binding defines the device control interface over I2C bus for Mellanox BMC
+based switches.
+
+Required properties:
+- compatible = "mellanox,mlxreg-i2c" or
+ "mellanox,mlxreg-i2c-16"
+
+- #address-cells : must be 1;
+- #size-cells : must be 0;
+- reg : I2C address;
+
+Optional properties:
+- interrupt-parent : phandle of parent interrupt controller;
+- interrupts : interrupt line;
+- deferred : I2C deferred bus phandle;
+ I2C bus activation order enforce for the cases when hot-plug
+ devices are attached to I2C bus, which is initialized after the
+ I2C bus, where programmable device is attached;
+- cell : top aggregation register offset;
+- mask : top aggregation register mask;
+
+Optional nodes and their properties:
+ - psu : power supply unit nodes:
+ Required properties:
+ - aggr : effective bit in aggregation mask;
+ - reg : register offset for all group members;
+ - mask : register mask;
+ - phandles - list of relevant device nodes;
+ - fan : fan unit nodes:
+ Required properties:
+ - aggr : effective bit in aggregation mask;
+ - reg : register offset for all group members;
+ - mask : register mask;
+ - phandles - list of relevant device nodes;
+ - pwr : power cable nodes:
+ Required properties:
+ - aggr : effective bit in aggregation mask;
+ - reg : register offset for all group members;
+ - mask : register mask;
+ - phandles : list of relevant device nodes;
+ - host : host side nodes (CPU host side for BMC):
+ Required properties:
+ - aggr : effective bit in aggregation mask;
+ - reg : register offset for all group members;
+ - mask : register mask;
+ - phandles : list of relevant device nodes;
+ - asic : asic nodes:
+ Required properties:
+ - aggr : effective bit in aggregation mask;
+ - regs : register offsets array per group member;
+ - masks : register masks array per group member;
+ - phandles : list of relevant device nodes;
+ - reset : reset nodes:
+ Required properties:
+ - #address-cells : must be 1;
+ - #size-cells : must be 0;
+ - reset control subnodes:
+ Required properties:
+ - reg : register offset;
+ - mask : attribute mask;
+ - cause - reset cause nodes:
+ Required properties:
+ - #address-cells : must be 1;
+ - #size-cells : must be 0;
+ - cause info subnodes:
+ Required properties:
+ - reg : register offset;
+ - mask : attribute mask;
+ - mux - mux nodes:
+ Required properties:
+ - #address-cells : must be 1;
+ - #size-cells : must be 0;
+ - mux control subnodes:
+ Required properties:
+ - reg : register offset;
+ - mask : attribute mask;
+ - bit : effective bit;
+ Optional property:
+ - phandles : relevant device node;
+ - gprw - general purpose register nodes:
+ Required properties:
+ - #address-cells : must be 1;
+ - #size-cells : must be 0;
+ - general purpose read-write register subnodes:
+ Required properties:
+ - reg : register offset;
+ - mask : attribute mask;
+ - gpro - general purpose register nodes:
+ Required properties:
+ - #address-cells : must be 1;
+ - #size-cells : must be 0;
+ - general purpose read only register subnodes:
+ Required properties:
+ - reg : register offset.
+ - mask : attribute mask.
+ - led - led nodes:
+ Required properties:
+ - #address-cells : must be 1;
+ - #size-cells : must be 0;
+ - led control nodes:
+ Required properties:
+ - label : symbolic name;
+ - reg : register offset;
+ - mask : attribute mask;
+
+Example:
+ mlxcpld-mng-ctrl@71 {
+ #address-cells = <1>;
+ #size-cells = <0>;
+ interrupt-parent = <&gpio>;
+ interrupts = <ASPEED_GPIO(S, 1) 2>;
+ compatible = "mellanox,mlxcpld-ctrl-i2c";
+ reg = <0x71>;
+ deferred = <&i2c6>;
+ cell = <0x3a>;
+ mask = <0x4c>;
+
+ psu {
+ aggr = <0x08>;
+ reg = <0x58>;
+ mask = <0x03>;
+ phandles = <&psu1_eeprom &psu2_eeprom>;
+ };
+
+ pwr {
+ aggr = <0x08>;
+ reg = <0x64>;
+ mask = <0x03>;
+ phandles = <&psu1_ctrl &psu2_ctrl>;
+ };
+
+ fan {
+ aggr = <0x40>;
+ reg = <0x88>;
+ mask = <0x0f>;
+ phandles = <&fan1_eeprom &fan2_eeprom &fan3_eeprom
+ &fan4_eeprom>;
+ };
+
+ mux {
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ uart_sel {
+ reg = <0x30>;
+ mask = <0xef>;
+ bit = <0x00>;
+ };
+ spi_burn_bios_ci {
+ reg = <0x32>;
+ mask = <0xfe>;
+ bit = <0x00>;
+ phandles = <&spi2>;
+ };
+ spi_burn_ncsi {
+ reg = <0x32>;
+ mask = <0xfd>;
+ bit = <0x00>;
+ phandles = <&spi2>;
+ };
+ bmc_uart_en {
+ reg = <0x32>;
+ mask = <0xdf>;
+ bit = <0x00>;
+ };
+ safe_bios1 {
+ reg = <0x35>;
+ mask = <0xfb>;
+ bit = <0x01>;
+ };
+ safe_bios2 {
+ reg = <0x35>;
+ mask = <0xf7>;
+ bit = <0x01>;
+ };
+ safe_bios_disable {
+ reg = <0x35>;
+ mask = <0xdf>;
+ bit = <0x01>;
+ };
+ };
+
+ led {
+ #address-cells = <1>;
+ #size-cells = <0>;
+ status-green {
+ reg = <0x20>;
+ mask = <0xf0>;
+ };
+ status-red {
+ reg = <0x20>;
+ mask = <0xf0>;
+ };
+ status-amber {
+ reg = <0x20>;
+ mask = <0xf0>;
+ };
+ fan1-green {
+ reg = <0x21>;
+ mask = <0xf0>;
+ };
+ fan1-red {
+ reg = <0x21>;
+ mask = <0xf0>;
+ };
+ fan2-green {
+ reg = <0x21>;
+ mask = <0x0f>;
+ };
+ fan2-red {
+ reg = <0x21>;
+ mask = <0x0f>;
+ };
+ fan3-green {
+ reg = <0x22>;
+ mask = <0xf0>;
+ };
+ fan3-red {
+ label = "fan3:red";
+ reg = <0x22>;
+ mask = <0xf0>;
+ };
+ fan4-green {
+ reg = <0x22>;
+ mask = <0x0f>;
+ };
+ fan4-red {
+ reg = <0x22>;
+ mask = <0x0f>;
+ };
+ };
+
+ reset {
+ #address-cells = <1>;
+ #size-cells = <0>;
+ bmc_reset_soft {
+ reg = <0x17>;
+ mask = <0xfd>;
+ };
+ system_reset_hard {
+ reg = <0x17>;
+ mask = <0xfe>;
+ };
+ cpu_reset_soft {
+ reg = <0x17>;
+ mask = <0xf7>;
+ };
+ ps1_on {
+ reg = <0x30>;
+ mask = <0xfe>;
+ };
+ ps2_on {
+ label = "ps2_on";
+ reg = <0x30>;
+ mask = <0xfd>;
+ };
+ sys_power_cycle {
+ reg = <0x30>;
+ mask = <0xfb>;
+ };
+ mng_pg_ovrd {
+ reg = <0x30>;
+ mask = <0xf7>;
+ };
+ cpu_reset_hard {
+ reg = <0x30>;
+ mask = <0xdf>;
+ };
+ };
+
+ cause {
+ #address-cells = <1>;
+ #size-cells = <0>;
+ ac_power_cycle {
+ reg = <0x1d>;
+ mask = <0xfe>;
+ };
+ dc_power_cycle {
+ reg = <0x1d>;
+ mask = <0xfd>;
+ };
+ cpu_power_down {
+ reg = <0x1d>;
+ mask = <0xfb>;
+ };
+ cpu_reboot {
+ reg = <0x1d>;
+ mask = <0xf7>;
+ };
+ cpu_shutdown {
+ reg = <0x1d>;
+ mask = <0xef>;
+ };
+ cpu_watchdog {
+ reg = <0x1d>;
+ mask = <0xef>;
+ };
+ cpu_kernel_panic {
+ reg = <0x1d>;
+ mask = <0xef>;
+ };
+ bmc_warm_reset {
+ reg = <0x71>;
+ mask = <0xfe>;
+ };
+ bmc_upgrade {
+ reg = <0x2e>;
+ mask = <0xf7>;
+ };
+ };
+
+ gpro {
+ #address-cells = <1>;
+ #size-cells = <0>;
+ version {
+ reg = <0x00>;
+ mask = <0xff>;
+ bit = <0xff>;
+ };
+ };
+ };
+
+ mlxcpld-swb-ctrl@72 {
+ #address-cells = <1>;
+ #size-cells = <0>;
+ interrupt-parent = <&gpio>;
+ interrupts = <ASPEED_GPIO(S, 1) 2>;
+ compatible = "mellanox,mlxcpld-ctrl-i2c";
+ reg = <0x72>;
+ deferred = <&i2c12>;
+ cell = <0x40>;
+ mask = <0x01>;
+
+ asic {
+ aggr = <0x01>;
+ regs = <0x50>;
+ masks = <0x03>;
+ phandles = <&asic_thermal>;
+ };
+
+ gpro {
+ #address-cells = <1>;
+ #size-cells = <0>;
+ version {
+ reg = <0x01>;
+ mask = <0xff>;
+ bit = <0xff>;
+ };
+ };
+
+ reset {
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ asic_reset {
+ reg = <0x19>;
+ mask = <0xf7>;
+ };
+ phy_reset {
+ reg = <0x19>;
+ mask = <0xef>;
+ };
+ };
+
+ };
diff --git a/MAINTAINERS b/MAINTAINERS
index 767e9d2..bcb7f45 100644
--- a/MAINTAINERS
+++ b/MAINTAINERS
@@ -8294,6 +8294,13 @@ S: Supported
F: drivers/input/touchscreen/melfas_mip4.c
F: Documentation/devicetree/bindings/input/touchscreen/melfas_mip4.txt
+MELLANOX BMC MFD DRIVERS
+M: Vadim Pasternak <vadimp@xxxxxxxxxxxx>
+S: Supported
+F: Documentation/devicetree/bindings/mfd/mellanox,mlxreg-core.txt
+F: drivers/mfd/mlxreg-core.c
+F: include/linux/platform_data/mlxreg.h
+
MELLANOX ETHERNET DRIVER (mlx4_en)
M: Tariq Toukan <tariqt@xxxxxxxxxxxx>
L: netdev@xxxxxxxxxxxxxxx
diff --git a/drivers/mfd/Kconfig b/drivers/mfd/Kconfig
index 3eb5c93..fa1562f 100644
--- a/drivers/mfd/Kconfig
+++ b/drivers/mfd/Kconfig
@@ -1694,6 +1694,21 @@ config MFD_STM32_TIMERS
for PWM and IIO Timer. This driver allow to share the
registers between the others drivers.
+config MFD_MLXREG_CORE
+ tristate "Mellanox programmable device register control for BMC"
+ depends on OF || COMPILE_TEST
+ depends on REGMAP
+ depends on OF_DYNAMIC
+ help
+ Support for the Mellanox BMC card with hardware control by a
+ programmable device which includes signal handling for chassis,
+ ASIC, CPU events, LED control, exposing sysfs interface for
+ reset control, reset monitoring and mux selection for the access
+ to remote devices at the host side.
+
+ This driver can also be built as a module. If so the module
+ will be called mlxreg-core.
+
menu "Multimedia Capabilities Port drivers"
depends on ARCH_SA1100
diff --git a/drivers/mfd/Makefile b/drivers/mfd/Makefile
index c16bf1e..9661ee2 100644
--- a/drivers/mfd/Makefile
+++ b/drivers/mfd/Makefile
@@ -221,3 +221,4 @@ obj-$(CONFIG_MFD_SUN4I_GPADC) += sun4i-gpadc.o
obj-$(CONFIG_MFD_STM32_TIMERS) += stm32-timers.o
obj-$(CONFIG_MFD_MXS_LRADC) += mxs-lradc.o
+obj-$(CONFIG_MFD_MLXREG_CORE) += mlxreg-core.o
diff --git a/drivers/mfd/mlxreg-core.c b/drivers/mfd/mlxreg-core.c
new file mode 100644
index 0000000..5060605
--- /dev/null
+++ b/drivers/mfd/mlxreg-core.c
@@ -0,0 +1,839 @@
+/*
+ * Copyright (c) 2017 Mellanox Technologies. All rights reserved.
+ * Copyright (c) 2017 Vadim Pasternak <vadimp@xxxxxxxxxxxx>
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions are met:
+ *
+ * 1. Redistributions of source code must retain the above copyright
+ * notice, this list of conditions and the following disclaimer.
+ * 2. Redistributions in binary form must reproduce the above copyright
+ * notice, this list of conditions and the following disclaimer in the
+ * documentation and/or other materials provided with the distribution.
+ * 3. Neither the names of the copyright holders nor the names of its
+ * contributors may be used to endorse or promote products derived from
+ * this software without specific prior written permission.
+ *
+ * Alternatively, this software may be distributed under the terms of the
+ * GNU General Public License ("GPL") version 2 as published by the Free
+ * Software Foundation.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+ * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+ * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+ * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
+ * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
+ * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
+ * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
+ * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
+ * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
+ * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+ * POSSIBILITY OF SUCH DAMAGE.
+ */
+
+#include <linux/device.h>
+#include <linux/hwmon.h>
+#include <linux/hwmon-sysfs.h>
+#include <linux/leds.h>
+#include <linux/module.h>
+#include <linux/of_device.h>
+#include <linux/platform_data/mlxreg.h>
+#include <linux/platform_device.h>
+#include <linux/regmap.h>
+
+/* Attribute parameters. */
+#define MLXREG_CORE_ATTR_VALUE_SIZE 10
+#define MLXREG_CORE_ATTR_GROUP_NUM 11
+#define MLXREG_CORE_ATTRS_NUM 48
+
+#define MLXREG_CORE_PROP_OKAY "okay"
+#define MLXREG_CORE_PROP_DISABLED "disabled"
+#define MLXREG_CORE_PROP_STATUS "status"
+
+/**
+ * enum mlxreg_core_attr_type - sysfs attributes for hotplug events:
+ *
+ * @MLXREG_CORE_ATTR_PSU: power supply unit attribute;
+ * @MLXREG_CORE_ATTR_PWR: power cable attribute;
+ * @MLXREG_CORE_ATTR_FAN: FAN drawer attribute;
+ * @MLXREG_CORE_ATTR_RST: reset attribute;
+ * @MLXREG_CORE_ATTR_CAUSE: reset cause attribute;
+ * @MLXREG_CORE_ATTR_MUX: mux attribute;
+ * @MLXREG_CORE_ATTR_GPRW: general purpose read/write attribute;
+ * @MLXREG_CORE_ATTR_GPRO: general purpose read only attribute;
+ * @MLXREG_CORE_ATTR_LED: LED attribute;
+ * @MLXREG_CORE_ATTR_HOST: host cpu attribute;
+ */
+enum mlxreg_core_attr_type {
+ MLXREG_CORE_ATTR_PSU,
+ MLXREG_CORE_ATTR_PWR,
+ MLXREG_CORE_ATTR_FAN,
+ MLXREG_CORE_ATTR_RST,
+ MLXREG_CORE_ATTR_CAUSE,
+ MLXREG_CORE_ATTR_MUX,
+ MLXREG_CORE_ATTR_GPRW,
+ MLXREG_CORE_ATTR_GPRO,
+ MLXREG_CORE_ATTR_ASIC,
+ MLXREG_CORE_ATTR_LED,
+ MLXREG_CORE_ATTR_HOST,
+};
+
+/**
+ * typedef mlxreg_core_parse_np - parse device node parameters.
+ */
+typedef int (*mlxreg_core_parse_np)(struct device_node *np,
+ struct device *dev,
+ struct mlxreg_core_item *item);
+
+/**
+ * struct mlxreg_core_grp - attribute group parameters:
+ *
+ * @name: attribute group name;
+ * @type: attribute type;
+ * @access: attribute access permissions (negative for no access);
+ * @inversed: if 0: 0 for signal status is OK, if 1 - 1 is OK;
+ * @inversed: if 0: 0 for signal status is OK, if 1 - 1 is OK, -1 - n/a;
+ * @cb: device node attribute parsing callback function;
+ */
+struct mlxreg_core_grp {
+ const char *name;
+ enum mlxreg_core_attr_type type;
+ int access;
+ int inversed;
+ mlxreg_core_parse_np cb;
+};
+
+/**
+ * struct mlxreg_core_priv_data - driver's private data:
+ *
+ * @irq: platform interrupt number;
+ * @pdev: platform device;
+ * @led_pdev: led platform device;
+ * @hp_pdev: hotplug platform device;
+ * @dev: parent device pointer;
+ * @regmap: register map of parent device;
+ * @item: groups control data;
+ * @led_data: led data;
+ * @hwmon: hwmon device;
+ * @mlxreg_core_attr: sysfs attributes array;
+ * @mlxreg_core_dev_attr: sysfs sensor device attribute array;
+ * @group: sysfs attribute group;
+ * @groups: list of sysfs attribute group for hwmon registration;
+ * @hp_counter: number of the groups with hotplug capability;
+ * @cell: location of top aggregation interrupt register;
+ * @mask: top aggregation interrupt common mask;
+ * @en_dynamic_node: set to true after dynamic device node is enabled;
+ */
+struct mlxreg_core_priv_data {
+ int irq;
+ struct platform_device *pdev;
+ struct platform_device *led_pdev;
+ struct platform_device *hp_pdev;
+ struct device *dev;
+ struct regmap *regmap;
+ struct mlxreg_core_item *item[MLXREG_CORE_ATTR_GROUP_NUM];
+ struct mlxreg_core_led_platform_data *led_pdata;
+ struct device *hwmon;
+ struct attribute *mlxreg_core_attr[MLXREG_CORE_ATTRS_NUM + 1];
+ struct sensor_device_attribute_2
+ mlxreg_core_dev_attr[MLXREG_CORE_ATTRS_NUM];
+ struct attribute_group group;
+ const struct attribute_group *groups[2];
+ u32 hp_counter;
+ u32 cell;
+ u32 mask;
+ bool en_dynamic_node;
+};
+
+/**
+ * struct mlxreg_core_device_en - Open Firmware property for enabling device
+ *
+ * @name - property name;
+ * @value - property value string;
+ * @length - length of proprty value string;
+ *
+ * The structure is used for the devices, which require some dynamic
+ * selection operation allowing access to them.
+ */
+static struct property mlxreg_core_device_en = {
+ .name = MLXREG_CORE_PROP_STATUS,
+ .value = MLXREG_CORE_PROP_OKAY,
+ .length = sizeof(MLXREG_CORE_PROP_OKAY),
+};
+
+/**
+ * struct mlxreg_core_device_dis - Open Firmware property for disabling device
+ *
+ * @name - property name;
+ * @value - property value string;
+ * @length - length of proprty value string;
+ *
+ * The structure is used for the devices, which require some dynamic
+ * selection operation disallowing access to them.
+ */
+static struct property mlxreg_core_device_dis = {
+ .name = MLXREG_CORE_PROP_STATUS,
+ .value = MLXREG_CORE_PROP_DISABLED,
+ .length = sizeof(MLXREG_CORE_PROP_DISABLED),
+};
+
+static void mlxreg_core_dev_enable(struct device_node *np)
+{
+ /* Enable and create device. */
+ of_update_property(np, &mlxreg_core_device_en);
+}
+
+static void mlxreg_core_dev_disable(struct device_node *np)
+{
+ /* Disable and unregister platform device. */
+ of_update_property(np, &mlxreg_core_device_dis);
+ of_node_clear_flag(np, OF_POPULATED);
+}
+
+static int mlxreg_core_parser(struct device_node *np, struct device *dev,
+ struct mlxreg_core_item *item)
+{
+ struct mlxreg_core_data *data = item->data;
+ struct device_node *child, *phandle;
+
+ for_each_child_of_node(np, child) {
+ strlcpy(data->label, child->name, MLXREG_CORE_LABEL_MAX_SIZE);
+ strreplace(data->label, '-', ':');
+ if (of_property_read_u32(child, "reg", &data->reg))
+ return -EINVAL;
+
+ of_property_read_u32(child, "mask", &data->mask);
+ of_property_read_u32(child, "bit", &data->bit);
+
+ phandle = of_parse_phandle(child, "phandles", 0);
+ if (phandle)
+ data->np = phandle;
+
+ data++;
+ }
+
+ return 0;
+}
+
+static int mlxreg_core_hp_parser(struct device_node *np, struct device *dev,
+ struct mlxreg_core_item *item)
+{
+ struct mlxreg_core_data *data = item->data;
+ struct of_phandle_args args;
+ int i;
+ int ret;
+
+ if (of_property_read_u32(np, "aggr", &item->aggr_mask))
+ return -EINVAL;
+
+ if (of_property_read_u32(np, "reg", &item->reg))
+ return -EINVAL;
+
+ if (of_property_read_u32(np, "mask", &item->mask))
+ return -EINVAL;
+
+ for (i = 0; i < item->count; i++) {
+ ret = of_parse_phandle_with_fixed_args(np, "phandles", 0,
+ i, &args);
+ if (ret < 0)
+ return ret;
+
+ data->np = args.np;
+ data++;
+ }
+
+ return 0;
+}
+
+static int mlxreg_core_asic_parser(struct device_node *np, struct device *dev,
+ struct mlxreg_core_item *item)
+{
+ struct mlxreg_core_data *data = item->data;
+ struct of_phandle_args args;
+ u32 regs[16], mask[16];
+ int i;
+ int ret;
+
+ if (of_property_read_u32(np, "aggr", &item->aggr_mask))
+ return -EINVAL;
+
+ ret = of_property_read_u32_array(np, "regs", regs, item->count);
+ if (ret)
+ return ret;
+
+ ret = of_property_read_u32_array(np, "mask", mask, item->count);
+ if (ret)
+ return ret;
+
+ item->health = true;
+ for (i = 0; i < item->count; i++) {
+ ret = of_parse_phandle_with_fixed_args(np, "phandles", 0,
+ 0, &args);
+ if (ret < 0)
+ return ret;
+
+ data->np = args.np;
+ data->reg = regs[i];
+ data->mask = mask[i];
+ data++;
+ }
+
+ return 0;
+}
+
+static struct mlxreg_core_grp mlxreg_core_grp[] = {
+ { "psu", MLXREG_CORE_ATTR_PSU, -1, 1, mlxreg_core_hp_parser },
+ { "pwr", MLXREG_CORE_ATTR_PWR, -1, 0, mlxreg_core_hp_parser },
+ { "fan", MLXREG_CORE_ATTR_FAN, -1, 1, mlxreg_core_hp_parser },
+ { "reset", MLXREG_CORE_ATTR_RST, 2, -1, mlxreg_core_parser },
+ { "cause", MLXREG_CORE_ATTR_CAUSE, 1, -1, mlxreg_core_parser },
+ { "mux", MLXREG_CORE_ATTR_MUX, 0, -1, mlxreg_core_parser },
+ { "gprw", MLXREG_CORE_ATTR_GPRW, 0, -1, mlxreg_core_parser },
+ { "gpro", MLXREG_CORE_ATTR_GPRO, 1, -1, mlxreg_core_parser },
+ { "asic", MLXREG_CORE_ATTR_ASIC, -1, 0, mlxreg_core_asic_parser },
+ { "led", MLXREG_CORE_ATTR_LED, -1, -1, mlxreg_core_parser },
+ { "host", MLXREG_CORE_ATTR_HOST, -1, 0, mlxreg_core_hp_parser },
+};
+
+static int
+mlxreg_core_item_parser(struct device_node *np, struct device *dev,
+ struct mlxreg_core_item *item,
+ mlxreg_core_parse_np cb)
+{
+ item->count = of_get_child_count(np);
+ if (!item->count) {
+ item->count = of_count_phandle_with_args(np, "phandles", NULL);
+ if (item->count < 0)
+ return item->count;
+ }
+
+ item->data = devm_kzalloc(dev, sizeof(*item->data) * item->count,
+ GFP_KERNEL);
+ if (!item->data)
+ return -ENOMEM;
+
+ return cb(np, dev, item);
+}
+
+static struct mlxreg_core_data*
+mlxreg_core_get(struct mlxreg_core_priv_data *priv,
+ struct mlxreg_core_grp *grp, int index)
+{
+ int pos;
+
+ if (!index)
+ return priv->item[grp->type]->data;
+
+ pos = (index - priv->item[grp->type]->ind) %
+ priv->item[grp->type]->count;
+
+ return priv->item[grp->type]->data + pos;
+}
+
+static ssize_t mlxreg_core_attr_show(struct device *dev,
+ struct device_attribute *attr,
+ char *buf)
+{
+ struct mlxreg_core_priv_data *priv = dev_get_drvdata(dev);
+ int index = to_sensor_dev_attr_2(attr)->index;
+ int nr = to_sensor_dev_attr_2(attr)->nr;
+ struct mlxreg_core_data *data;
+ u32 regval = 0;
+ int ret;
+
+ switch (nr) {
+ case MLXREG_CORE_ATTR_CAUSE:
+ case MLXREG_CORE_ATTR_MUX:
+ data = mlxreg_core_get(priv, &mlxreg_core_grp[nr], index);
+ ret = regmap_read(priv->regmap, data->reg, ®val);
+ if (ret)
+ goto access_error;
+
+ regval = !!(data->reg & ~data->mask);
+
+ break;
+
+ case MLXREG_CORE_ATTR_GPRW:
+ case MLXREG_CORE_ATTR_GPRO:
+ data = mlxreg_core_get(priv, &mlxreg_core_grp[nr], index);
+ ret = regmap_read(priv->regmap, data->reg, ®val);
+ if (ret)
+ goto access_error;
+
+ break;
+
+ case MLXREG_CORE_ATTR_PSU:
+ case MLXREG_CORE_ATTR_FAN:
+ case MLXREG_CORE_ATTR_PWR:
+ case MLXREG_CORE_ATTR_ASIC:
+ case MLXREG_CORE_ATTR_RST:
+ case MLXREG_CORE_ATTR_LED:
+ case MLXREG_CORE_ATTR_HOST:
+ break;
+ }
+
+ return sprintf(buf, "%u\n", regval);
+
+access_error:
+ return ret;
+}
+
+static int
+mlxreg_core_store(struct mlxreg_core_priv_data *priv,
+ struct mlxreg_core_data *data, const char *buf, u32 *val)
+{
+ u32 regval;
+ int ret;
+
+ ret = kstrtou32(buf, MLXREG_CORE_ATTR_VALUE_SIZE, val);
+ if (ret)
+ return ret;
+
+ ret = regmap_read(priv->regmap, data->reg, ®val);
+ if (ret)
+ goto access_error;
+
+ regval &= data->mask;
+
+ *val = !!(*val);
+ if (*val)
+ regval |= ~data->mask;
+ else
+ regval &= data->mask;
+
+ ret = regmap_write(priv->regmap, data->reg, regval);
+ if (ret < 0)
+ goto access_error;
+
+ return 0;
+
+access_error:
+ dev_err(priv->dev, "Bus access error\n");
+ return ret;
+}
+
+static ssize_t mlxreg_core_attr_store(struct device *dev,
+ struct device_attribute *attr,
+ const char *buf, size_t len)
+{
+ struct mlxreg_core_priv_data *priv = dev_get_drvdata(dev);
+ int index = to_sensor_dev_attr_2(attr)->index;
+ int nr = to_sensor_dev_attr_2(attr)->nr;
+ struct mlxreg_core_data *data;
+ u32 regval;
+ int ret;
+
+ switch (nr) {
+ case MLXREG_CORE_ATTR_PSU:
+ case MLXREG_CORE_ATTR_PWR:
+ case MLXREG_CORE_ATTR_FAN:
+ case MLXREG_CORE_ATTR_CAUSE:
+ case MLXREG_CORE_ATTR_GPRO:
+ case MLXREG_CORE_ATTR_ASIC:
+ case MLXREG_CORE_ATTR_LED:
+ case MLXREG_CORE_ATTR_HOST:
+ break;
+
+ case MLXREG_CORE_ATTR_MUX:
+ data = mlxreg_core_get(priv, &mlxreg_core_grp[nr], index);
+
+ ret = mlxreg_core_store(priv, data, buf, ®val);
+ if (ret)
+ goto access_error;
+
+ /*
+ * Mux can open and close an access to some devices, which by
+ * default are un-accessible.
+ * Create dynamic device, in case it is associated with mux
+ * attribute. Typical example of such device is SPI flash
+ * device, which generally is not used by local CPU. For
+ * example, in case a local CPU is located on Base Management
+ * Controller board and capable of access to some devices, like
+ * BIOS or NC-SI flash for some sort of out of service
+ * maintenance.
+ * Enabling more than one dynamic device at the mux is not
+ * allowed.
+ */
+ if (regval && data->np && priv->en_dynamic_node)
+ break;
+
+ if (data->np) {
+ if (regval) {
+ /* Enable and create platform device. */
+ mlxreg_core_dev_enable(data->np);
+ priv->en_dynamic_node = true;
+ } else {
+ /* Disable and unregister platform device. */
+ mlxreg_core_dev_disable(data->np);
+ priv->en_dynamic_node = false;
+ }
+ }
+
+ break;
+
+ case MLXREG_CORE_ATTR_RST:
+ data = mlxreg_core_get(priv, &mlxreg_core_grp[nr], index);
+ ret = mlxreg_core_store(priv, data, buf, ®val);
+ if (ret)
+ goto access_error;
+
+ break;
+
+ case MLXREG_CORE_ATTR_GPRW:
+ ret = kstrtou32(buf, MLXREG_CORE_ATTR_VALUE_SIZE, ®val);
+ if (ret)
+ return ret;
+
+ data = mlxreg_core_get(priv, &mlxreg_core_grp[nr], index);
+ ret = regmap_write(priv->regmap, data->reg, regval);
+ if (ret)
+ goto access_error;
+
+ break;
+ }
+
+ return len;
+
+access_error:
+ dev_err(priv->dev, "Failed to store attribute\n");
+
+ return ret;
+}
+
+static int
+mlxreg_core_add_attr_group(struct mlxreg_core_priv_data *priv,
+ struct mlxreg_core_grp *grp, int id)
+{
+ struct mlxreg_core_data *data = priv->item[grp->type]->data;
+ int i;
+
+ /* Skip group with negative access value. */
+ if (grp->access < 0)
+ return id;
+
+ priv->item[grp->type]->ind = id;
+ priv->item[grp->type]->inversed = grp->inversed;
+
+ for (i = 0; i < priv->item[grp->type]->count; i++, id++, data++) {
+ priv->mlxreg_core_attr[id] =
+ &priv->mlxreg_core_dev_attr[id].dev_attr.attr;
+
+ /* Set attribute name as a label. */
+ priv->mlxreg_core_attr[id]->name = devm_kasprintf(priv->dev,
+ GFP_KERNEL,
+ data->label);
+
+ if (!priv->mlxreg_core_attr[id]->name) {
+ dev_err(priv->dev, "Memory allocation failed for sysfs attribute %d.\n",
+ id + 1);
+ return -ENOMEM;
+ }
+
+ priv->mlxreg_core_dev_attr[id].nr = grp->type;
+
+ switch (grp->access) {
+ case 0:
+ priv->mlxreg_core_dev_attr[id].dev_attr.attr.mode =
+ 0644;
+ priv->mlxreg_core_dev_attr[id].dev_attr.show =
+ mlxreg_core_attr_show;
+ priv->mlxreg_core_dev_attr[id].dev_attr.store =
+ mlxreg_core_attr_store;
+ break;
+
+ case 1:
+ priv->mlxreg_core_dev_attr[id].dev_attr.attr.mode =
+ 0444;
+ priv->mlxreg_core_dev_attr[id].dev_attr.show =
+ mlxreg_core_attr_show;
+
+ break;
+
+ case 2:
+ priv->mlxreg_core_dev_attr[id].dev_attr.attr.mode =
+ 0200;
+ priv->mlxreg_core_dev_attr[id].dev_attr.store =
+ mlxreg_core_attr_store;
+
+ break;
+
+ default:
+
+ break;
+ }
+
+ priv->mlxreg_core_dev_attr[id].dev_attr.attr.name =
+ priv->mlxreg_core_attr[id]->name;
+ priv->mlxreg_core_dev_attr[id].index = id;
+ sysfs_attr_init(&priv->mlxreg_core_dev_attr[id].dev_attr.attr);
+ }
+
+ return id;
+}
+
+static int mlxreg_core_attr_init(struct mlxreg_core_priv_data *priv)
+{
+ int i, num_attrs = 0;
+ int ret = 0;
+
+ for (i = 0; i < ARRAY_SIZE(mlxreg_core_grp); i++) {
+ if (mlxreg_core_grp[i].access >= 0)
+ num_attrs +=
+ priv->item[mlxreg_core_grp[i].type]->count;
+ }
+
+ priv->group.attrs = devm_kzalloc(&priv->pdev->dev, num_attrs *
+ sizeof(struct attribute *),
+ GFP_KERNEL);
+ if (!priv->group.attrs)
+ return -ENOMEM;
+
+ for (i = 0; i < ARRAY_SIZE(mlxreg_core_grp); i++) {
+ ret = mlxreg_core_add_attr_group(priv,
+ &mlxreg_core_grp[i],
+ ret);
+
+ if (ret < 0)
+ return ret;
+ }
+
+ priv->group.attrs = priv->mlxreg_core_attr;
+ priv->groups[0] = &priv->group;
+ priv->groups[1] = NULL;
+
+ return 0;
+}
+
+static int mlxreg_core_set_led(struct mlxreg_core_priv_data *priv)
+{
+ struct mlxreg_core_led_platform_data *led_pdata;
+ int count;
+ int err;
+
+ led_pdata = devm_kzalloc(&priv->pdev->dev, sizeof(*led_pdata),
+ GFP_KERNEL);
+ if (!led_pdata)
+ return -ENOMEM;
+
+ count = priv->item[MLXREG_CORE_ATTR_LED]->count;
+ led_pdata->regmap = priv->regmap;
+ led_pdata->counter = priv->item[MLXREG_CORE_ATTR_LED]->count;
+ led_pdata->data = priv->item[MLXREG_CORE_ATTR_LED]->data;
+
+ priv->led_pdev = platform_device_alloc("leds-mlxreg", priv->pdev->id);
+ if (!priv->led_pdev)
+ return -ENOMEM;
+
+ priv->led_pdev->dev.parent = &priv->pdev->dev;
+ priv->led_pdev->dev.of_node = priv->pdev->dev.of_node;
+ err = platform_device_add_data(priv->led_pdev, led_pdata,
+ sizeof(*led_pdata));
+ if (err) {
+ platform_device_put(priv->led_pdev);
+
+ return err;
+ }
+
+ err = platform_device_add(priv->led_pdev);
+ if (err)
+ platform_device_put(priv->led_pdev);
+
+ priv->led_pdata = led_pdata;
+
+ return err;
+}
+
+static int mlxreg_core_set_irq(struct mlxreg_core_priv_data *priv)
+{
+ struct mlxreg_core_item *items[MLXREG_CORE_ATTR_GROUP_NUM], *item;
+ struct mlxreg_core_hotplug_platform_data *hp_pdata;
+ enum mlxreg_core_attr_type type;
+ struct mlxreg_core_data *data;
+ struct mlxreg_core_grp *grp;
+ int i, j;
+ int err;
+
+ hp_pdata = devm_kzalloc(&priv->pdev->dev, sizeof(*hp_pdata),
+ GFP_KERNEL);
+ if (!hp_pdata)
+ return -ENOMEM;
+
+ /* Set all the items, capable of interrupt handling. */
+ for (i = 0; i < ARRAY_SIZE(mlxreg_core_grp); i++) {
+ grp = &mlxreg_core_grp[i];
+ type = grp->type;
+ if ((grp->inversed >= 0) && (priv->item[type]->count > 0)) {
+ item = priv->item[i];
+ item->inversed = grp->inversed;
+ items[priv->hp_counter] = item;
+ priv->hp_counter++;
+
+ data = item->data;
+ for (j = 0; j < item->count; j++, data++) {
+ /*
+ * Set reg and mask for non-health compatible
+ * items.
+ */
+ if (!priv->item[type]->health) {
+ data->reg = item->reg;
+ data->mask = BIT(j);
+ }
+
+ /*
+ * Construct an attribute name from the group
+ * name and attribute index within the group.
+ */
+ sprintf(data->label, "%s%u", grp->name, j + 1);
+ }
+ }
+ }
+
+ hp_pdata->items = devm_kzalloc(&priv->pdev->dev,
+ sizeof(*hp_pdata->items) *
+ priv->hp_counter, GFP_KERNEL);
+ if (!hp_pdata->items)
+ return -ENOMEM;
+
+ for (i = 0; i < priv->hp_counter; i++)
+ memcpy(hp_pdata->items + i, items[i], sizeof(*hp_pdata->items));
+
+ hp_pdata->regmap = priv->regmap;
+ hp_pdata->irq = priv->irq;
+ hp_pdata->cell = priv->cell;
+ hp_pdata->mask = priv->mask;
+ hp_pdata->counter = priv->hp_counter;
+
+ priv->hp_pdev = platform_device_alloc("mlxreg-hotplug", priv->pdev->id);
+ if (!priv->hp_pdev)
+ return -ENOMEM;
+
+ priv->hp_pdev->dev.parent = &priv->pdev->dev;
+ priv->hp_pdev->dev.of_node = priv->pdev->dev.of_node;
+ err = platform_device_add_data(priv->hp_pdev, hp_pdata,
+ sizeof(*hp_pdata));
+ if (err) {
+ platform_device_put(priv->hp_pdev);
+
+ return err;
+ }
+
+ err = platform_device_add(priv->hp_pdev);
+ if (err)
+ platform_device_put(priv->hp_pdev);
+
+ return err;
+}
+
+static int mlxreg_core_probe(struct platform_device *pdev)
+{
+ struct device_node *child, *np = pdev->dev.of_node;
+ struct mlxreg_core_priv_data *priv;
+ struct mlxreg_core_grp *grp;
+ u32 val;
+ int i;
+ int err;
+
+ priv = devm_kzalloc(&pdev->dev, sizeof(*priv), GFP_KERNEL);
+ if (!priv)
+ return -ENOMEM;
+
+ priv->regmap = pdev->dev.platform_data;
+ priv->dev = pdev->dev.parent;
+ priv->pdev = pdev;
+
+ for (i = 0; i < MLXREG_CORE_ATTR_GROUP_NUM; i++) {
+ priv->item[i] = devm_kzalloc(&pdev->dev,
+ sizeof(*priv->item[i]),
+ GFP_KERNEL);
+ if (!priv->item[i])
+ return -ENOMEM;
+ }
+
+ if (!of_property_read_u32(np, "cell", &val))
+ priv->cell = val;
+
+ if (!of_property_read_u32(np, "mask", &val))
+ priv->mask = val;
+
+ /* Parse device tree table and configure driver's attributes. */
+ for_each_child_of_node(np, child) {
+ for (i = 0; i < ARRAY_SIZE(mlxreg_core_grp); i++) {
+ grp = &mlxreg_core_grp[i];
+ if (!of_node_cmp(child->name, grp->name)) {
+ err = mlxreg_core_item_parser(child,
+ &priv->pdev->dev,
+ priv->item[grp->type],
+ grp->cb);
+ goto parse_check;
+ }
+ }
+parse_check:
+ if (err)
+ return err;
+ }
+
+ err = mlxreg_core_attr_init(priv);
+ if (err) {
+ dev_err(priv->dev, "Failed to allocate attributes: %d\n",
+ err);
+ return err;
+ }
+
+ priv->hwmon = devm_hwmon_device_register_with_groups(&pdev->dev,
+ "mlxreg_core", priv, priv->groups);
+ if (IS_ERR(priv->hwmon)) {
+ dev_err(&pdev->dev, "Failed to register hwmon device %ld\n",
+ PTR_ERR(priv->hwmon));
+ return PTR_ERR(priv->hwmon);
+ }
+
+ if (priv->item[MLXREG_CORE_ATTR_LED] &&
+ (priv->item[MLXREG_CORE_ATTR_LED]->count > 0)) {
+ err = mlxreg_core_set_led(priv);
+ if (err)
+ return err;
+ }
+
+ priv->irq = platform_get_irq(pdev, 0);
+ if (priv->irq >= 0)
+ err = mlxreg_core_set_irq(priv);
+
+ dev_set_drvdata(&pdev->dev, priv);
+
+ return 0;
+}
+
+static int mlxreg_core_remove(struct platform_device *pdev)
+{
+ struct mlxreg_core_priv_data *priv = dev_get_drvdata(&pdev->dev);
+
+ if (priv->hp_pdev)
+ platform_device_unregister(priv->hp_pdev);
+
+ if (priv->led_pdev)
+ platform_device_unregister(priv->led_pdev);
+
+ return 0;
+}
+
+static const struct of_device_id mlxreg_core_dt_match[] = {
+ { .compatible = "mellanox,mlxreg-core" },
+ { },
+};
+MODULE_DEVICE_TABLE(of, mlxreg_core_dt_match);
+
+static struct platform_driver mlxreg_core_driver = {
+ .driver = {
+ .name = "mlxreg-core",
+ .of_match_table = of_match_ptr(mlxreg_core_dt_match),
+ },
+ .probe = mlxreg_core_probe,
+ .remove = mlxreg_core_remove,
+};
+
+module_platform_driver(mlxreg_core_driver);
+
+MODULE_AUTHOR("Vadim Pasternak <vadimp@xxxxxxxxxxxx>");
+MODULE_DESCRIPTION("Mellanox regmap core driver");
+MODULE_LICENSE("Dual BSD/GPL");
+MODULE_ALIAS("platform:mlxreg-core");
diff --git a/include/linux/platform_data/mlxreg.h b/include/linux/platform_data/mlxreg.h
new file mode 100644
index 0000000..456b805
--- /dev/null
+++ b/include/linux/platform_data/mlxreg.h
@@ -0,0 +1,138 @@
+/*
+ * Copyright (c) 2017 Mellanox Technologies. All rights reserved.
+ * Copyright (c) 2017 Vadim Pasternak <vadimp@xxxxxxxxxxxx>
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions are met:
+ *
+ * 1. Redistributions of source code must retain the above copyright
+ * notice, this list of conditions and the following disclaimer.
+ * 2. Redistributions in binary form must reproduce the above copyright
+ * notice, this list of conditions and the following disclaimer in the
+ * documentation and/or other materials provided with the distribution.
+ * 3. Neither the names of the copyright holders nor the names of its
+ * contributors may be used to endorse or promote products derived from
+ * this software without specific prior written permission.
+ *
+ * Alternatively, this software may be distributed under the terms of the
+ * GNU General Public License ("GPL") version 2 as published by the Free
+ * Software Foundation.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+ * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+ * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+ * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
+ * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
+ * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
+ * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
+ * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
+ * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
+ * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+ * POSSIBILITY OF SUCH DAMAGE.
+ */
+
+#ifndef __LINUX_PLATFORM_DATA_MLXREG_H
+#define __LINUX_PLATFORM_DATA_MLXREG_H
+
+#define MLXREG_CORE_LABEL_MAX_SIZE 32
+
+/**
+ * struct mlxreg_hotplug_device - I2C device data:
+ *
+ * @adapter: I2C device adapter;
+ * @client: I2C device client;
+ * @brdinfo: device board information;
+ * @nr: I2C device adapter number, to which device is to be attached;
+ *
+ * Structure represents I2C hotplug device static data (board topology) and
+ * dynamic data (related kernel objects handles).
+ */
+struct mlxreg_hotplug_device {
+ struct i2c_adapter *adapter;
+ struct i2c_client *client;
+ struct i2c_board_info *brdinfo;
+ int nr;
+};
+
+/**
+ * struct mlxreg_core_data - attributes control data:
+ *
+ * @label: attribute label;
+ * @label: attribute register offset;
+ * @reg: attribute register;
+ * @mask: attribute access mask;
+ * @bit: attribute effective bit;
+ * @np - pointer to node platform associated with attribute;
+ * @hpdev - hotplug device data;
+ * @health_cntr: dynamic device health indication counter;
+ * @attached: true if device has been attached after good helath indication;
+ */
+struct mlxreg_core_data {
+ char label[MLXREG_CORE_LABEL_MAX_SIZE];
+ u32 reg;
+ u32 mask;
+ u32 bit;
+ struct device_node *np;
+ struct mlxreg_hotplug_device hpdev;
+ u8 health_cntr;
+ bool attached;
+};
+
+/**
+ * struct mlxreg_core_item - same type components controlled by the driver:
+ *
+ * @data: component data;
+ * @aggr_mask: group aggregation mask;
+ * @reg: group interrupt status register;
+ * @mask: group interrupt mask;
+ * @cache: last status value for elements fro the same group;
+ * @count: number of available elements in the group;
+ * @ind: element's index inside the group;
+ * @inversed: if 0: 0 for signal status is OK, if 1 - 1 is OK;
+ * @health: true if device has health indication, false in other case;
+ */
+struct mlxreg_core_item {
+ struct mlxreg_core_data *data;
+ u32 aggr_mask;
+ u32 reg;
+ u32 mask;
+ u32 cache;
+ u8 count;
+ u8 ind;
+ u8 inversed;
+ u8 health;
+};
+
+/**
+ * struct mlxreg_core_led_platform_data - led platform data:
+ *
+ * @led_data: led private data;
+ * @regmap: register map of parent device;
+ * @counter: number of led instances;
+ */
+struct mlxreg_core_led_platform_data {
+ struct mlxreg_core_data *data;
+ void *regmap;
+ int counter;
+};
+
+/**
+ * struct mlxreg_core_hotplug_platform_data - hotplug platform data:
+ *
+ * @items: same type components with the hotplug capability;
+ * @irq: platform interrupt number;
+ * @regmap: register map of parent device;
+ * @counter: number of the components with the hotplug capability;
+ * @cell: location of top aggregation interrupt register;
+ * @mask: top aggregation interrupt common mask;
+ */
+struct mlxreg_core_hotplug_platform_data {
+ struct mlxreg_core_item *items;
+ int irq;
+ void *regmap;
+ int counter;
+ u32 cell;
+ u32 mask;
+};
+
+#endif /* __LINUX_PLATFORM_DATA_MLXREG_H */
--
2.1.4
