[PATCH 3/5] memorder: More reword to 'full-strength non-void RMW'

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



>From eaf26d55d0e73058d9574a0966aaeb6292dc8729 Mon Sep 17 00:00:00 2001
From: Akira Yokosawa <akiyks@xxxxxxxxx>
Date: Sat, 16 Sep 2017 11:00:34 +0900
Subject: [PATCH 3/5] memorder: More reword to 'full-strength non-void RMW'

Also update table in styleguide.

Signed-off-by: Akira Yokosawa <akiyks@xxxxxxxxx>
---
 appendix/styleguide/styleguide.tex | 2 +-
 memorder/memorder.tex              | 4 ++--
 2 files changed, 3 insertions(+), 3 deletions(-)

diff --git a/appendix/styleguide/styleguide.tex b/appendix/styleguide/styleguide.tex
index 5fd3b4e..072da9e 100644
--- a/appendix/styleguide/styleguide.tex
+++ b/appendix/styleguide/styleguide.tex
@@ -1424,7 +1424,7 @@ using booktabs' ruled lines.
 		     &   & Y &   W &      &   & Y &    &  Y &   W &    \\
 	\tco{smp_mb()} & CP &
 		     & Y & Y &   Y &      & Y & Y &  Y &  Y &   Y &    \\
-	Successful Non-Relaxed Non-\tco{void} RMW & CP &
+	Successful full-strength non-\tco{void} RMW & CP &
 		   Y & Y & Y &   Y &    Y & Y & Y &  Y &  Y &   Y &  Y \\
 	\tco{smp_mb__before_atomic()} & CP &
 		     & Y & Y &   Y &      & a & a & a  & a  &   Y &    \\
diff --git a/memorder/memorder.tex b/memorder/memorder.tex
index 10aa380..a6a33b6 100644
--- a/memorder/memorder.tex
+++ b/memorder/memorder.tex
@@ -522,7 +522,7 @@ The \co{*_acquire} row covers \co{smp_load_acquire()},
 \co{cmpxchg_acquire()}, \co{xchg_acquire()}, and so on;
 the \co{*_release} row covers \co{smp_store_release()},
 \co{cmpxchg_release()}, \co{xchg_release()}, and so on; and
-the ``Successful Non-Relaxed Non-\co{void} RMW'' row covers
+the ``Successful full-strength non-\co{void} RMW'' row covers
 \co{atomic_add_return()}, \co{atomic_add_unless()}, \co{atomic_dec_and_test()},
 \co{cmpxchg()}, \co{xchg()}, and so on.
 The ``Successful'' qualifiers apply to primitives such as
@@ -611,7 +611,7 @@ are at most two threads involved.
 	available on most platforms, with Itanium being the exception
 	that proves the rule.
 
-	The ``Successful Non-Relaxed Non-\co{void} RMW'' row captures
+	The ``Successful full-strength non-\co{void} RMW'' row captures
 	the fact that on some platforms (such as x86) atomic RMW instructions
 	provide full ordering both before and after.
 	The Linux kernel therefore requires that full-strength non-\co{void}
-- 
2.7.4


--
To unsubscribe from this list: send the line "unsubscribe perfbook" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at  http://vger.kernel.org/majordomo-info.html



[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Index of Archives]     [Linux NFS]     [Linux NILFS]     [Linux USB Devel]     [Video for Linux]     [Linux Audio Users]     [Yosemite News]     [Linux Kernel]     [Linux SCSI]

  Powered by Linux