How DMA transfers > 2MB are being performed?

[sandeep kumar <coolsandyforyou@xxxxxxxxx>]

Hi all

A very limited (1-2MB) address space is mapped to dma_alloc() in ARM architecture..what if a DMA transfer of >2MB is needed at a time? As DMA transfer starts asynchronously..CPU relinquishes data buses..so CPU cant control. So the excess data which is >2MB will be overflown or lost..So how this large data transfers are being managed?

--
With regards,
Sandeep Kumar Anantapalli,

_______________________________________________
Kernelnewbies mailing list
Kernelnewbies@xxxxxxxxxxxxxxxxx
http://lists.kernelnewbies.org/mailman/listinfo/kernelnewbies